{"id":"https://openalex.org/W1969202466","doi":"https://doi.org/10.1109/vts.2013.6548939","title":"Post-DfT-insertion retiming for delay recovery on inter-die paths in 3D ICs","display_name":"Post-DfT-insertion retiming for delay recovery on inter-die paths in 3D ICs","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W1969202466","doi":"https://doi.org/10.1109/vts.2013.6548939","mag":"1969202466"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2013.6548939","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2013.6548939","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077741330","display_name":"Brandon Noia","orcid":null},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"B. Noia","raw_affiliation_strings":["Department Electrical and Computer Engineering, Duke University, Durham, NC, USA","Dept. Electr. & Comput. Eng., Duke Univ., Durham, NC, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]},{"raw_affiliation_string":"Dept. Electr. & Comput. Eng., Duke Univ., Durham, NC, USA#TAB#","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033880864","display_name":"Krishnendu Chakrabarty","orcid":"https://orcid.org/0000-0003-4475-6435"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Chakrabarty","raw_affiliation_strings":["Department Electrical and Computer Engineering, Duke University, Durham, NC, USA","Dept. Electr. & Comput. Eng., Duke Univ., Durham, NC, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]},{"raw_affiliation_string":"Dept. Electr. & Comput. Eng., Duke Univ., Durham, NC, USA#TAB#","institution_ids":["https://openalex.org/I170897317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5077741330"],"corresponding_institution_ids":["https://openalex.org/I170897317"],"apc_list":null,"apc_paid":null,"fwci":0.4729,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.66955455,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"10","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.9785723686218262},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6611530780792236},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6159844994544983},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.6002634167671204},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.5352820158004761},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4949330687522888},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4696606397628784},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4650163948535919},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.4537700414657593},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3920513093471527},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33385205268859863},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.29496610164642334},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2333763837814331},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11403191089630127}],"concepts":[{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.9785723686218262},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6611530780792236},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6159844994544983},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.6002634167671204},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.5352820158004761},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4949330687522888},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4696606397628784},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4650163948535919},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.4537700414657593},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3920513093471527},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33385205268859863},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29496610164642334},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2333763837814331},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11403191089630127},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2013.6548939","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2013.6548939","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320309321","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1666750238","https://openalex.org/W1965451131","https://openalex.org/W1977873933","https://openalex.org/W2052347136","https://openalex.org/W2055907896","https://openalex.org/W2090396476","https://openalex.org/W2107304970","https://openalex.org/W2111485030","https://openalex.org/W2120490412","https://openalex.org/W2122636510","https://openalex.org/W2132155220","https://openalex.org/W2133044942","https://openalex.org/W2143502515","https://openalex.org/W2144384460","https://openalex.org/W2148631003","https://openalex.org/W2169331336","https://openalex.org/W4230104114","https://openalex.org/W4248668797","https://openalex.org/W6676317001","https://openalex.org/W6681971441"],"related_works":["https://openalex.org/W2134549436","https://openalex.org/W233224440","https://openalex.org/W2160236198","https://openalex.org/W1951668625","https://openalex.org/W2903287280","https://openalex.org/W3140976369","https://openalex.org/W2132158474","https://openalex.org/W2161928569","https://openalex.org/W4238503248","https://openalex.org/W2058217663"],"abstract_inverted_index":{"Pre-bond":[0],"known-good-die":[1,35],"(KGD)":[2,36],"test":[3,68],"is":[4,77,98,110,129,151,164,186,193],"necessary":[5],"to":[6,84,100,102,112,118,166,183,188],"ensure":[7],"stack":[8,200],"yield":[9],"for":[10,34,53,153],"the":[11,24,43,58,104,114,147,155,203],"future":[12],"adoption":[13],"of":[14,74,199],"3D":[15,136],"ICs.":[16],"Die":[17],"wrappers":[18,76],"that":[19,45,78,87,140,168],"contain":[20],"boundary":[21,59,160],"registers":[22],"at":[23,145],"interface":[25],"between":[26],"dies":[27],"have":[28,173],"been":[29,40],"proposed":[30,127],"as":[31,190],"a":[32,89,95,134,191],"solution":[33],"test.":[37],"It":[38],"has":[39],"shown":[41,187],"in":[42,57,141],"literature":[44],"if":[46],"gated":[47],"scan":[48,55,67],"flops":[49,56],"(GSFs)":[50],"are":[51,82],"substituted":[52],"traditional":[54],"register,":[60],"then":[61],"both":[62,146],"pre-bond":[63,66],"TSV":[64],"and":[65,108,149,171],"can":[69,206],"be":[70,207],"performed.":[71],"The":[72,126,179],"drawback":[73],"die":[75,90],"two":[79],"clocked":[80],"stages":[81,107],"added":[83,99,117,157],"each":[85],"path":[86],"crosses":[88],"boundary.":[91],"In":[92],"this":[93],"paper,":[94],"bypass":[96],"mode":[97],"GSFs":[101],"avoid":[103],"extra":[105],"clock":[106],"retiming":[109,144,172],"used":[111],"recover":[113],"additional":[115],"delay":[116,156],"through-silicon-via":[119],"(TSV)":[120],"paths":[121],"by":[122,158],"design-for-test":[123],"(DfT)":[124],"insertion.":[125],"method":[128],"evaluated":[130],"through":[131],"simulations":[132],"using":[133,209],"logic-on-logic":[135],"benchmark.":[137],"Results":[138],"show":[139],"most":[142],"cases,":[143],"die-level":[148],"stack-level":[150],"sufficient":[152],"recovering":[154],"wrapper":[159,169,184],"cells.":[161],"Stuck-at":[162],"ATPG":[163],"performed":[165],"demonstrate":[167],"insertion":[170,185],"little":[174],"impact":[175],"on":[176],"pattern":[177],"count.":[178],"area":[180,204],"overhead":[181,205],"due":[182],"increase":[189],"circuit":[192],"partitioned":[194],"across":[195],"an":[196],"increasing":[197],"number":[198],"layers,":[201],"but":[202],"reduced":[208],"retiming.":[210]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}