{"id":"https://openalex.org/W2077205136","doi":"https://doi.org/10.1109/vts.2013.6548938","title":"Innovative practices session 10C: Delay test","display_name":"Innovative practices session 10C: Delay test","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W2077205136","doi":"https://doi.org/10.1109/vts.2013.6548938","mag":"2077205136"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2013.6548938","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2013.6548938","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015375859","display_name":"P. Pant","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"P. Pant","raw_affiliation_strings":["Intel Corporation (USA)"],"affiliations":[{"raw_affiliation_string":"Intel Corporation (USA)","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056314013","display_name":"M. Amodeo","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Amodeo","raw_affiliation_strings":["Cadence Design Systems (USA)","Cadence Design Systems, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems (USA)","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems, USA#TAB#","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109088714","display_name":"S. Vora","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Vora","raw_affiliation_strings":["Intel Corporation (USA)"],"affiliations":[{"raw_affiliation_string":"Intel Corporation (USA)","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070673314","display_name":"J.E. Colburn","orcid":"https://orcid.org/0009-0007-2166-6281"},"institutions":[{"id":"https://openalex.org/I1304085615","display_name":"Nvidia (United Kingdom)","ror":"https://ror.org/02kr42612","country_code":"GB","type":"company","lineage":["https://openalex.org/I1304085615","https://openalex.org/I4210127875"]},{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"J. Colburn","raw_affiliation_strings":["NVIDIA Corporation (USA)","[NVIDIA Corporation, USA]"],"affiliations":[{"raw_affiliation_string":"NVIDIA Corporation (USA)","institution_ids":["https://openalex.org/I4210127875"]},{"raw_affiliation_string":"[NVIDIA Corporation, USA]","institution_ids":["https://openalex.org/I1304085615"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5015375859"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.3152,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.6169092,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6653362512588501},{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.6086390018463135},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5754754543304443},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4682648777961731},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46533623337745667},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42531082034111023},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4216548502445221},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3948085308074951},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33800843358039856},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20927771925926208},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19700956344604492},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.19426870346069336},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1544460952281952},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12017565965652466}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6653362512588501},{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.6086390018463135},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5754754543304443},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4682648777961731},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46533623337745667},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42531082034111023},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4216548502445221},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3948085308074951},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33800843358039856},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20927771925926208},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19700956344604492},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.19426870346069336},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1544460952281952},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12017565965652466},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2013.6548938","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2013.6548938","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2157212570","https://openalex.org/W2543176856","https://openalex.org/W2764440971","https://openalex.org/W1897203488","https://openalex.org/W2616892825","https://openalex.org/W2624668974","https://openalex.org/W1837475237","https://openalex.org/W3088373974","https://openalex.org/W2806771822","https://openalex.org/W2140497172"],"abstract_inverted_index":{"The":[0,198,221,240,262,293,351],"importance":[1],"of":[2,192,247,337,342,375,400],"testing":[3,116,231],"for":[4,50,80,117,229,257,287,327,348],"timing":[5,258],"related":[6,194],"defects":[7,52],"continues":[8],"to":[9,24,45,53,65,102,110,128,140,155,174,195,206,281,315,380,394,424],"increase":[10],"as":[11],"devices":[12],"are":[13,77,266,392],"manufactured":[14],"at":[15,153,166,178,389],"ever":[16],"smaller":[17],"geometries":[18],"and":[19,104,150,163,169,218,232,251,274,276,286,331,340,368,370,373,405,431],"IO":[20],"frequencies":[21],"have":[22,46],"increased":[23],"the":[25,56,70,86,90,114,167,252,271,283,290,297,306,338,355,358,371,396,406,418,426],"point":[26],"that":[27,126,143,159,187,209,391],"production":[28],"testers":[29],"can":[30],"no":[31],"longer":[32],"provide":[33],"stored":[34],"response":[35],"vectors":[36,125],"at-speed.":[37],"As":[38],"a":[39,99,130,189,322,335,437],"result,":[40],"it":[41,133],"is":[42,233,279],"increasingly":[43],"important":[44],"high":[47],"quality":[48],"tests":[49,76],"delay":[51,118,196,360,367,384,402,412,420],"bring":[54],"down":[55],"product's":[57,438],"DPPM":[58],"levels":[59],"(defective":[60],"parts":[61],"per":[62],"million)":[63],"shipped":[64],"end":[66],"customers.":[67],"Moreover,":[68],"during":[69],"design":[71,87],"characterization":[72,303],"phase,":[73],"these":[74,106],"same":[75],"also":[78,332],"used":[79,280],"isolating":[81],"systematic":[82],"slow":[83],"paths":[84],"in":[85,136,289,299],"(speedpaths).":[88],"With":[89],"inexorable":[91],"march":[92],"toward":[93],"lower":[94],"power":[95],"SKUs,":[96],"there":[97],"remains":[98],"critical":[100],"need":[101],"find":[103],"fix":[105],"limiting":[107],"speedpaths":[108],"prior":[109],"revenue":[111],"shipments.":[112],"Over":[113],"years,":[115],"defect":[119,361,385,407,421],"has":[120],"morphed":[121],"from":[122,201,311],"pure":[123,312],"functional":[124,176,313,343],"try":[127],"exercise":[129],"device":[131],"like":[132],"would":[134],"be":[135],"an":[137,204],"end-user":[138],"system,":[139],"intermediate":[141],"methods":[142,158,177],"load":[144],"assembly":[145],"code":[146],"into":[147,334],"on-chip":[148],"caches":[149],"execute":[151],"them":[152],"speed,":[154],"completely":[156],"structural":[157,318,345],"utilize":[160],"scan":[161,316],"DFT":[162,216,242,284],"check":[164],"delays":[165],"signal":[168],"gate":[170],"level":[171],"without":[172],"resorting":[173],"any":[175],"all.":[179],"This":[180],"innovative":[181],"practices":[182],"session":[183],"includes":[184],"three":[185],"presentations":[186],"cover":[188],"wide":[190],"range":[191],"topics":[193],"testing.":[197],"first":[199],"presentation":[200,295,353],"Cadence":[202],"outlines":[203],"approach":[205],"at-speed":[207],"coverage":[208,408],"utilizes":[210],"synergies":[211],"between":[212,260,357],"clock":[213,249,272],"generation":[214,398],"logic,":[215],"logic":[217,227],"ATPG":[219,263,291,386,432],"tools.":[220],"solution":[222],"leverages":[223],"On-Product":[224],"Clock":[225],"Generation":[226],"(OPCG)":[228],"high-speed":[230],"compatible":[234],"with":[235],"existing":[236],"test":[237,246,346,397,403,413,422,427,439],"compression":[238],"DFT.":[239],"additional":[241],"proposed":[243],"enables":[244],"simultaneous":[245],"multiple":[248],"domains":[250,273],"inter-domain":[253],"interfaces,":[254,275],"while":[255],"accounting":[256],"constraints":[259],"them.":[261],"clocking":[264],"sequences":[265],"automatically":[267],"generated":[268],"by":[269,410,436],"analyzing":[270],"this":[277],"information":[278],"optimize":[282],"structures":[285],"use":[288],"process.":[292],"second":[294],"discusses":[296],"transformation":[298],"Intel's":[300],"microprocessor":[301],"speedpath":[302,329,349],"world":[304],"over":[305],"last":[307],"few":[308],"generations,":[309],"going":[310],"content":[314],"based":[317,325],"content.":[319],"It":[320,377],"presents":[321,354],"new":[323,382],"\u201ctrend":[324],"approach\u201d":[326],"efficient":[328],"isolation,":[330],"delves":[333],"comparison":[336],"effectiveness":[339],"correlation":[341],"vs.":[344],"patterns":[347,404,423],"debug.":[350],"third":[352],"differences":[356],"various":[359],"models,":[362],"namely":[363],"transition":[364,401],"delay,":[365],"path":[366,411],"small-delay,":[369],"pros":[372],"cons":[374],"each.":[376],"goes":[378],"on":[379],"describe":[381],"small":[383,419],"flows":[387,416],"implemented":[388],"Nvidia":[390],"designed":[393],"balance":[395],"simplicity":[399],"provided":[409],"patterns.":[414],"These":[415],"enable":[417],"meet":[425],"quality,":[428],"delivery":[429],"schedules":[430],"efficiency":[433],"requirements":[434],"set":[435],"cost":[440],"goals.":[441]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}