{"id":"https://openalex.org/W2131955032","doi":"https://doi.org/10.1109/vts.2013.6548930","title":"Special session 9B: Embedded tutorial embedded DfT instrumentation: Design, access, retargeting and case studies","display_name":"Special session 9B: Embedded tutorial embedded DfT instrumentation: Design, access, retargeting and case studies","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W2131955032","doi":"https://doi.org/10.1109/vts.2013.6548930","mag":"2131955032"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2013.6548930","is_oa":true,"landing_page_url":"https://doi.org/10.1109/vts.2013.6548930","pdf_url":"https://ieeexplore.ieee.org/ielx7/6530960/6548868/06548930.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6530960/6548868/06548930.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005848285","display_name":"Erik Larsson","orcid":"https://orcid.org/0000-0001-6672-0279"},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"Erik Larsson","raw_affiliation_strings":["Lund University","Lund Univ.#TAB#"],"affiliations":[{"raw_affiliation_string":"Lund University","institution_ids":["https://openalex.org/I187531555"]},{"raw_affiliation_string":"Lund Univ.#TAB#","institution_ids":["https://openalex.org/I187531555"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5005848285"],"corresponding_institution_ids":["https://openalex.org/I187531555"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16275333,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7153226137161255},{"id":"https://openalex.org/keywords/standardization","display_name":"Standardization","score":0.6908153891563416},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6700181365013123},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6459414958953857},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.633413553237915},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6234825253486633},{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.5756108164787292},{"id":"https://openalex.org/keywords/instrumentation","display_name":"Instrumentation (computer programming)","score":0.5704168677330017},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5054898262023926},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4855332374572754},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.47517648339271545},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41362056136131287},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39140254259109497},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2787132263183594},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.21559497714042664},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19235095381736755},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.13849008083343506}],"concepts":[{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7153226137161255},{"id":"https://openalex.org/C188087704","wikidata":"https://www.wikidata.org/wiki/Q369577","display_name":"Standardization","level":2,"score":0.6908153891563416},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6700181365013123},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6459414958953857},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.633413553237915},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6234825253486633},{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.5756108164787292},{"id":"https://openalex.org/C118530786","wikidata":"https://www.wikidata.org/wiki/Q1134732","display_name":"Instrumentation (computer programming)","level":2,"score":0.5704168677330017},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5054898262023926},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4855332374572754},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.47517648339271545},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41362056136131287},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39140254259109497},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2787132263183594},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.21559497714042664},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19235095381736755},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.13849008083343506},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vts.2013.6548930","is_oa":true,"landing_page_url":"https://doi.org/10.1109/vts.2013.6548930","pdf_url":"https://ieeexplore.ieee.org/ielx7/6530960/6548868/06548930.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},{"id":"pmh:oai:lup.lub.lu.se:fe8c487f-3248-4855-b3b6-1f9e11529dae","is_oa":true,"landing_page_url":"https://lup.lub.lu.se/record/4145338","pdf_url":null,"source":{"id":"https://openalex.org/S4306400536","display_name":"Lund University Publications (Lund University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I187531555","host_organization_name":"Lund University","host_organization_lineage":["https://openalex.org/I187531555"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN: 1093-0167","raw_type":"text"}],"best_oa_location":{"id":"doi:10.1109/vts.2013.6548930","is_oa":true,"landing_page_url":"https://doi.org/10.1109/vts.2013.6548930","pdf_url":"https://ieeexplore.ieee.org/ielx7/6530960/6548868/06548930.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2131955032.pdf","grobid_xml":"https://content.openalex.org/works/W2131955032.grobid-xml"},"referenced_works_count":10,"referenced_works":["https://openalex.org/W1995219977","https://openalex.org/W2028504835","https://openalex.org/W2049600047","https://openalex.org/W2089476686","https://openalex.org/W2096634353","https://openalex.org/W2120890300","https://openalex.org/W2128285650","https://openalex.org/W2143586611","https://openalex.org/W2153973228","https://openalex.org/W6678916954"],"related_works":["https://openalex.org/W2150046587","https://openalex.org/W1978339999","https://openalex.org/W2068239131","https://openalex.org/W2152413499","https://openalex.org/W1828239946","https://openalex.org/W2360400548","https://openalex.org/W2384601745","https://openalex.org/W2537171119","https://openalex.org/W2367495590","https://openalex.org/W2048370503"],"abstract_inverted_index":{"As":[0,30],"semiconductor":[1],"technologies":[2],"enables":[3],"highly":[4],"advanced":[5],"an":[6,13],"complex":[7],"integrated":[8],"circuits":[9],"(ICs),":[10],"there":[11],"is":[12,50,90],"increasing":[14],"need":[15,106],"to":[16,34,52],"have":[17],"more":[18],"embedded":[19,108],"design-for-test":[20],"(DfT)":[21],"instruments":[22,32,55],"for":[23],"test,":[24],"debug,":[25],"diagnosis,":[26],"configuration,":[27],"monitoring,":[28],"etc.":[29],"these":[31,54],"are":[33],"be":[35],"used":[36],"not":[37],"only":[38],"at":[39,43],"chip-level":[40],"but":[41,84],"also":[42],"board-level":[44],"and":[45,65,81,87,117],"system-level,":[46],"a":[47,60],"key":[48],"challenge":[49],"how":[51],"access":[53,83],"from":[56],"chip":[57],"terminals":[58],"in":[59],"low-cost,":[61,79],"non-intrusive,":[62],"standardized,":[63],"flexible":[64],"scalable":[66],"manner.":[67],"The":[68],"well-adopted":[69],"IEEE":[70,95,113,120,131],"1149.1":[71],"(Joint":[72],"Test":[73],"Action":[74],"Group":[75],"(JTAG))":[76],"standard":[77],"offers":[78],"non-intrusive":[80],"standardized":[82],"lacks":[85],"flexibility":[86],"scalability,":[88],"which":[89],"addressed":[91],"by":[92],"the":[93,105,110,115,128],"on-going":[94],"P1687":[96],"(Internal":[97],"JTAG":[98],"(IJTAG))":[99],"standardization":[100],"initiative.":[101],"We":[102],"will":[103],"discuss":[104],"of":[107,112,119,130],"instrumentation,":[109],"shortcomings":[111],"1149.1,":[114],"features":[116],"challenges":[118],"P1687,":[121],"as":[122,124],"well":[123],"cases":[125],"studies":[126],"on":[127],"usage":[129],"P1687.":[132]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}