{"id":"https://openalex.org/W2081732163","doi":"https://doi.org/10.1109/vts.2013.6548929","title":"Investigation of gate oxide short in FinFETs and the test methods for FinFET SRAMs","display_name":"Investigation of gate oxide short in FinFETs and the test methods for FinFET SRAMs","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W2081732163","doi":"https://doi.org/10.1109/vts.2013.6548929","mag":"2081732163"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2013.6548929","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2013.6548929","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050123308","display_name":"Chen-Wei Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chen-Wei Lin","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045156360","display_name":"Mango C.-T. Chao","orcid":"https://orcid.org/0000-0002-7299-9015"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"M. C.-T Chao","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008356242","display_name":"Chih-Chieh Hsu","orcid":"https://orcid.org/0000-0002-1007-5079"},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Chieh Hsu","raw_affiliation_strings":["Industrial Technology Research Institute, Hsinchu, Taiwan","Ind. Technol. Res. Inst., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Industrial Technology Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"Ind. Technol. Res. Inst., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5050123308"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":1.6551,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.85789358,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"19","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/gate-oxide","display_name":"Gate oxide","score":0.7401138544082642},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6743420362472534},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.6436992287635803},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.5807115435600281},{"id":"https://openalex.org/keywords/gate-dielectric","display_name":"Gate dielectric","score":0.5388803482055664},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5368884205818176},{"id":"https://openalex.org/keywords/metal-gate","display_name":"Metal gate","score":0.4885431230068207},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.47824445366859436},{"id":"https://openalex.org/keywords/planar","display_name":"Planar","score":0.4761481285095215},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4638274908065796},{"id":"https://openalex.org/keywords/time-dependent-gate-oxide-breakdown","display_name":"Time-dependent gate oxide breakdown","score":0.4567190408706665},{"id":"https://openalex.org/keywords/oxide","display_name":"Oxide","score":0.4566459059715271},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45509952306747437},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.45355919003486633},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.44884029030799866},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34317082166671753},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.27006059885025024},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2204933762550354},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21892905235290527},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2129790186882019}],"concepts":[{"id":"https://openalex.org/C2361726","wikidata":"https://www.wikidata.org/wiki/Q5527031","display_name":"Gate oxide","level":4,"score":0.7401138544082642},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6743420362472534},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.6436992287635803},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.5807115435600281},{"id":"https://openalex.org/C166972891","wikidata":"https://www.wikidata.org/wiki/Q5527011","display_name":"Gate dielectric","level":4,"score":0.5388803482055664},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5368884205818176},{"id":"https://openalex.org/C51140833","wikidata":"https://www.wikidata.org/wiki/Q6822740","display_name":"Metal gate","level":5,"score":0.4885431230068207},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.47824445366859436},{"id":"https://openalex.org/C134786449","wikidata":"https://www.wikidata.org/wiki/Q3391255","display_name":"Planar","level":2,"score":0.4761481285095215},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4638274908065796},{"id":"https://openalex.org/C152909973","wikidata":"https://www.wikidata.org/wiki/Q7804816","display_name":"Time-dependent gate oxide breakdown","level":5,"score":0.4567190408706665},{"id":"https://openalex.org/C2779851234","wikidata":"https://www.wikidata.org/wiki/Q50690","display_name":"Oxide","level":2,"score":0.4566459059715271},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45509952306747437},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.45355919003486633},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.44884029030799866},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34317082166671753},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.27006059885025024},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2204933762550354},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21892905235290527},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2129790186882019},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2013.6548929","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2013.6548929","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W48128203","https://openalex.org/W1515787980","https://openalex.org/W1592028527","https://openalex.org/W1641755856","https://openalex.org/W1953267510","https://openalex.org/W1989858431","https://openalex.org/W1992558980","https://openalex.org/W2014357578","https://openalex.org/W2037117824","https://openalex.org/W2038678971","https://openalex.org/W2051630841","https://openalex.org/W2051757970","https://openalex.org/W2056384651","https://openalex.org/W2090963250","https://openalex.org/W2103657905","https://openalex.org/W2104044431","https://openalex.org/W2108159395","https://openalex.org/W2109356829","https://openalex.org/W2115061871","https://openalex.org/W2116502262","https://openalex.org/W2129919086","https://openalex.org/W2130249349","https://openalex.org/W2130260271","https://openalex.org/W2131862714","https://openalex.org/W2139063350","https://openalex.org/W2144274936","https://openalex.org/W2146604105","https://openalex.org/W2163598532","https://openalex.org/W2168265508","https://openalex.org/W2515059818","https://openalex.org/W2540189553","https://openalex.org/W2541230699","https://openalex.org/W2543513271","https://openalex.org/W3147973210","https://openalex.org/W6648378499","https://openalex.org/W6725699061","https://openalex.org/W6728767514","https://openalex.org/W6728929599"],"related_works":["https://openalex.org/W2084196976","https://openalex.org/W2539595190","https://openalex.org/W3160961382","https://openalex.org/W4220813443","https://openalex.org/W2796938634","https://openalex.org/W803248027","https://openalex.org/W2064172671","https://openalex.org/W1935552139","https://openalex.org/W2546473172","https://openalex.org/W2064786169"],"abstract_inverted_index":{"When":[0],"CMOS":[1],"technologies":[2],"enter":[3],"nanometer":[4],"scale,":[5],"FinFET":[6,150],"has":[7,49],"become":[8],"one":[9],"of":[10,16,26,32,76,108,170],"the":[11,17,24,30,38,60,73,77,93,100,105,122,132,140,165,172],"most":[12],"promising":[13],"devices":[14],"because":[15],"superior":[18],"electrical":[19],"characteristics.":[20],"Nonetheless,":[21],"due":[22],"to":[23,118,131],"scaling":[25],"dielectric":[27],"thickness":[28],"and":[29,88],"occurring":[31],"line-edge":[33],"roughness,":[34],"FinFETs":[35,109],"may":[36],"suffer":[37],"gate":[39,78,101,146,173],"oxide":[40,43,79,102,147,174],"short.":[41],"Gate":[42],"short":[44,80,103,148],"is":[45],"a":[46],"defect":[47,61],"that":[48,99],"been":[50,65],"widely":[51],"discussed":[52],"in":[53,81,104,149],"planar":[54,119],"bulk":[55,120],"MOSFETs.":[56],"But":[57],"for":[58],"FinFETs,":[59],"characteristics":[62],"have":[63],"not":[64],"studied":[66],"yet.":[67],"In":[68,129],"this":[69],"paper,":[70],"we":[71,97,137,152,163],"investigate":[72],"fault":[74,112,123],"behaviors":[75,113,124],"FinFETs.":[82,90],"The":[83],"investigation":[84],"includes":[85],"both":[86],"tied-gate":[87],"independent-gate":[89],"Based":[91],"on":[92],"TCAD":[94,160],"mixed-mode":[95],"simulations,":[96,162],"discover":[98],"two":[106,154,166],"types":[107],"causes":[110],"different":[111],"from":[114],"each":[115],"other.":[116],"Compared":[117],"MOSFETs,":[121],"are":[125],"even":[126],"more":[127],"complex.":[128],"addition":[130],"discussion":[133],"at":[134],"device":[135],"level,":[136],"also":[138],"discuss":[139],"corresponding":[141],"SRAM":[142],"testing.":[143],"For":[144],"detecting":[145,171],"SRAMs,":[151],"propose":[153],"new":[155],"test":[156,168,179],"methods.":[157,180],"By":[158],"using":[159],"transient":[161],"prove":[164],"methods'":[167],"efficacy":[169],"shorts":[175],"uncovered":[176],"by":[177],"traditional":[178]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}