{"id":"https://openalex.org/W2016072378","doi":"https://doi.org/10.1109/vts.2013.6548927","title":"A hybrid ECC and redundancy technique for reducing refresh power of DRAMs","display_name":"A hybrid ECC and redundancy technique for reducing refresh power of DRAMs","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W2016072378","doi":"https://doi.org/10.1109/vts.2013.6548927","mag":"2016072378"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2013.6548927","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2013.6548927","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072406612","display_name":"Yun-Chao Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yun-Chao Yu","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Jhong li, Taiwan","Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Jhong li, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081576356","display_name":"Chih-Sheng Hou","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Sheng Hou","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Jhong li, Taiwan","Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Jhong li, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022273060","display_name":"Li-Jung Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Li-Jung Chang","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Jhong li, Taiwan","Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Jhong li, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100741020","display_name":"Jin-Fu Li","orcid":"https://orcid.org/0000-0003-1961-9674"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jin-Fu Li","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Jhong li, Taiwan","Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Jhong li, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020313070","display_name":"Chih-Yen Lo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Yen Lo","raw_affiliation_strings":["Information and Communication Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan","Inf. & Commun. Res. Labs., Ind. Technol. Res. Inst., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Information and Communication Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"Inf. & Commun. Res. Labs., Ind. Technol. Res. Inst., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084103721","display_name":"Ding-Ming Kwai","orcid":"https://orcid.org/0000-0001-7769-7879"},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ding-Ming Kwai","raw_affiliation_strings":["Information and Communication Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan","Inf. & Commun. Res. Labs., Ind. Technol. Res. Inst., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Information and Communication Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"Inf. & Commun. Res. Labs., Ind. Technol. Res. Inst., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113501237","display_name":"Yung-Fa Chou","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yung-Fa Chou","raw_affiliation_strings":["Information and Communication Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan","Inf. & Commun. Res. Labs., Ind. Technol. Res. Inst., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Information and Communication Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"Inf. & Commun. Res. Labs., Ind. Technol. Res. Inst., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075548524","display_name":"Cheng\u2010Wen Wu","orcid":"https://orcid.org/0000-0001-8614-7908"},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Wen Wu","raw_affiliation_strings":["Information and Communication Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan","Inf. & Commun. Res. Labs., Ind. Technol. Res. Inst., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Information and Communication Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"Inf. & Commun. Res. Labs., Ind. Technol. Res. Inst., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5072406612"],"corresponding_institution_ids":["https://openalex.org/I22265921"],"apc_list":null,"apc_paid":null,"fwci":0.4729,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.6830956,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"38","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8823527693748474},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.7304404973983765},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7299352884292603},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7283361554145813},{"id":"https://openalex.org/keywords/bch-code","display_name":"BCH code","score":0.722163200378418},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5657786130905151},{"id":"https://openalex.org/keywords/cyclic-redundancy-check","display_name":"Cyclic redundancy check","score":0.5337985754013062},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.509395182132721},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46599164605140686},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.4602050185203552},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4406387209892273},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.23120898008346558},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16388875246047974},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1625763475894928},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15740114450454712},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.15018627047538757},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.13926151394844055},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09186762571334839},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07021987438201904}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8823527693748474},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.7304404973983765},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7299352884292603},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7283361554145813},{"id":"https://openalex.org/C42276685","wikidata":"https://www.wikidata.org/wiki/Q795705","display_name":"BCH code","level":3,"score":0.722163200378418},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5657786130905151},{"id":"https://openalex.org/C137627569","wikidata":"https://www.wikidata.org/wiki/Q245471","display_name":"Cyclic redundancy check","level":3,"score":0.5337985754013062},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.509395182132721},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46599164605140686},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.4602050185203552},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4406387209892273},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.23120898008346558},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16388875246047974},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1625763475894928},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15740114450454712},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.15018627047538757},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.13926151394844055},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09186762571334839},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07021987438201904}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2013.6548927","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2013.6548927","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320337392","display_name":"Division of Electrical, Communications and Cyber Systems","ror":"https://ror.org/01krpsy48"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1978703202","https://openalex.org/W1988664198","https://openalex.org/W2001014359","https://openalex.org/W2030743268","https://openalex.org/W2039906903","https://openalex.org/W2059435377","https://openalex.org/W2068407451","https://openalex.org/W2080966025","https://openalex.org/W2083774980","https://openalex.org/W2097243222","https://openalex.org/W2101165123","https://openalex.org/W2117345476","https://openalex.org/W2119092821","https://openalex.org/W2119435553","https://openalex.org/W2124608923","https://openalex.org/W2134727012","https://openalex.org/W2136920563","https://openalex.org/W2140035878","https://openalex.org/W2144005128","https://openalex.org/W2166867505","https://openalex.org/W2171148960","https://openalex.org/W2546379052","https://openalex.org/W3150909204","https://openalex.org/W4244096863","https://openalex.org/W6677541927"],"related_works":["https://openalex.org/W2041137079","https://openalex.org/W2011998170","https://openalex.org/W3110891183","https://openalex.org/W1966671390","https://openalex.org/W2080188629","https://openalex.org/W2122895920","https://openalex.org/W2313229959","https://openalex.org/W2147045140","https://openalex.org/W3103448513","https://openalex.org/W2016072378"],"abstract_inverted_index":{"Dynamic":[0],"random":[1],"access":[2],"memory":[3],"(DRAM)":[4],"is":[5,27,140],"one":[6],"key":[7],"component":[8],"in":[9,28,55,125],"handheld":[10],"devices.":[11],"It":[12],"typically":[13],"consumes":[14],"significant":[15],"portion":[16],"of":[17,20,53,62,117,131,137,148,150],"the":[18,21,25,33,50,75,81,86,91,110,151],"energy":[19,118],"device":[22,26],"even":[23],"if":[24],"standby":[29,56,126],"mode":[30],"due":[31],"to":[32,48,73],"refresh":[34,51,92,100],"requirement.":[35],"This":[36],"paper":[37],"proposes":[38],"a":[39,63,121],"hybrid":[40],"error-correcting":[41],"code":[42],"(ECC)":[43],"and":[44,67,79,98,134,145],"redundancy":[45],"(HEAR)":[46],"technique":[47,88],"reduce":[49],"power":[52,101],"DRAMs":[54],"mode.":[57,127],"The":[58,128],"HEAR":[59,112,138],"circuit":[60,136],"consists":[61],"Bose-Chaudhuri-Hocquenghem":[64],"(BCH)":[65],"module":[66,72],"an":[68],"error-bit":[69],"repair":[70],"(EBR)":[71],"raise":[74],"error":[76],"correction":[77],"capability":[78],"minimize":[80],"adverse":[82],"effects":[83],"caused":[84],"by":[85],"ECC":[87,135],"such":[89],"that":[90,109,149],"period":[93],"can":[94,103,114],"be":[95,104],"effectively":[96],"prolonged":[97],"considerable":[99],"reduction":[102],"achieved.":[105],"Analysis":[106],"results":[107],"show":[108],"proposed":[111],"scheme":[113,139],"achieve":[115],"40~70%":[116],"saving":[119],"for":[120],"2Gb":[122],"DDR3":[123],"DRAM":[124],"area":[129],"cost":[130],"parity":[132],"data":[133],"only":[141],"about":[142],"63":[143],"%":[144,147],"53":[146],"ECC-only,":[152],"respectively.":[153]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}