{"id":"https://openalex.org/W2095619876","doi":"https://doi.org/10.1109/vts.2013.6548911","title":"An IDDQ BIST approach to characterize phase-locked loop parameters","display_name":"An IDDQ BIST approach to characterize phase-locked loop parameters","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W2095619876","doi":"https://doi.org/10.1109/vts.2013.6548911","mag":"2095619876"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2013.6548911","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2013.6548911","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023781176","display_name":"Samed Maltabas","orcid":null},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Maltabas","raw_affiliation_strings":["University of Massachusetts Lowell, Lowell, MA, USA","Univ. of Massachusetts Lowell, Lowell, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Massachusetts Lowell, Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]},{"raw_affiliation_string":"Univ. of Massachusetts Lowell, Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068346602","display_name":"Osman Kubilay Ekekon","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"O. K. Ekekon","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055442702","display_name":"Kemal Kulovic","orcid":null},"institutions":[{"id":"https://openalex.org/I4210152613","display_name":"Maxim Integrated (United States)","ror":"https://ror.org/056c8b450","country_code":"US","type":"company","lineage":["https://openalex.org/I4210152613"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Kulovic","raw_affiliation_strings":["Maxim Integrated, Chelmsford, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Maxim Integrated, Chelmsford, MA, USA","institution_ids":["https://openalex.org/I4210152613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000151127","display_name":"Anne Meixner","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Meixner","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062664944","display_name":"Martin Margala","orcid":"https://orcid.org/0000-0002-0034-0369"},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Margala","raw_affiliation_strings":["University of Massachusetts Lowell, Lowell, MA, USA","Univ. of Massachusetts Lowell, Lowell, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Massachusetts Lowell, Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]},{"raw_affiliation_string":"Univ. of Massachusetts Lowell, Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2159,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.78219206,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/iddq-testing","display_name":"Iddq testing","score":0.954455554485321},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8544676899909973},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.6480603218078613},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.538245439529419},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5332790017127991},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5020878314971924},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4124215245246887},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3774086833000183},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3264029026031494},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.23175784945487976},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.2289254069328308},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14335906505584717}],"concepts":[{"id":"https://openalex.org/C206678392","wikidata":"https://www.wikidata.org/wiki/Q5987815","display_name":"Iddq testing","level":3,"score":0.954455554485321},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8544676899909973},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.6480603218078613},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.538245439529419},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5332790017127991},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5020878314971924},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4124215245246887},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3774086833000183},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3264029026031494},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.23175784945487976},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.2289254069328308},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14335906505584717}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2013.6548911","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2013.6548911","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1560028049","https://openalex.org/W1965716743","https://openalex.org/W2009932470","https://openalex.org/W2074254615","https://openalex.org/W2087221006","https://openalex.org/W2101750046","https://openalex.org/W2114953806","https://openalex.org/W2126505587","https://openalex.org/W2127374285","https://openalex.org/W2135281359","https://openalex.org/W2149494728","https://openalex.org/W2156528602","https://openalex.org/W2165796868","https://openalex.org/W2172440946","https://openalex.org/W4247948099"],"related_works":["https://openalex.org/W2164017138","https://openalex.org/W2181536841","https://openalex.org/W2946329844","https://openalex.org/W2121399123","https://openalex.org/W1549631873","https://openalex.org/W188508038","https://openalex.org/W2140747718","https://openalex.org/W2142886396","https://openalex.org/W1991465945","https://openalex.org/W1489848453"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"a":[3],"new":[4],"IDDQ":[5,75],"built-in":[6],"self-test":[7],"(BIST)":[8],"solution":[9],"is":[10,79],"proposed":[11,29,57,74],"to":[12,35,59,98],"provide":[13],"accurate":[14],"on-chip":[15],"current":[16],"measurements":[17],"for":[18],"phase-locked":[19],"loops":[20],"(PLLs)":[21],"found":[22,68],"in":[23,47,69,81],"deep-submicron":[24],"system-on-chip":[25],"(SoC)":[26],"products.":[27],"The":[28,73],"method":[30],"characterizes":[31],"PLL":[32,94],"loop":[33],"parameters":[34],"increase":[36],"test":[37,42],"quality":[38],"with":[39,90],"minimum":[40],"additional":[41,93],"time":[43],"and":[44,86],"4.5%":[45],"accuracy":[46,89],"IBM":[48],"65":[49],"nm":[50],"technology.":[51],"A":[52],"self-correction":[53],"mechanism":[54],"accompanies":[55],"the":[56],"BIST":[58,76],"recover":[60],"performance":[61,78],"variations":[62],"resulting":[63],"from":[64],"excessive":[65],"process":[66],"variation":[67],"high-volume":[70],"manufacturing":[71],"(HVM).":[72],"circuit's":[77],"evaluated":[80],"silicon":[82],"using":[83],"0.18\u03bcm":[84],"technology":[85],"achieves":[87],"2%":[88],"only":[91],"1.7%":[92],"area":[95],"overhead.":[96],"Extensions":[97],"other":[99],"analog":[100],"mixed":[101],"signal":[102],"circuit":[103],"blocks":[104],"should":[105],"be":[106],"possible.":[107]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}