{"id":"https://openalex.org/W2029945169","doi":"https://doi.org/10.1109/vts.2013.6548902","title":"Path selection based on static timing analysis considering input necessary assignments","display_name":"Path selection based on static timing analysis considering input necessary assignments","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W2029945169","doi":"https://doi.org/10.1109/vts.2013.6548902","mag":"2029945169"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2013.6548902","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2013.6548902","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025550960","display_name":"Bo Yao","orcid":"https://orcid.org/0009-0002-2225-9956"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Bo Yao","raw_affiliation_strings":["School of Electrical & Computer Engineering, Purdue University, West Lafayette, IN, USA","Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical & Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101770488","display_name":"Arani Sinha","orcid":"https://orcid.org/0000-0003-2069-3177"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Sinha","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032651920","display_name":"Irith Pomeranz","orcid":"https://orcid.org/0000-0002-5491-7282"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I. Pomeranz","raw_affiliation_strings":["School of Electrical & Computer Engineering, Purdue University, West Lafayette, IN, USA","Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical & Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5025550960"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":0.3152,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.59628605,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.9296759963035583},{"id":"https://openalex.org/keywords/static-analysis","display_name":"Static analysis","score":0.7389940619468689},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.719241738319397},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.6729047894477844},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5810530781745911},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5772342681884766},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.5171646475791931},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3487101197242737},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3235965371131897},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.2093941867351532},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.08876949548721313}],"concepts":[{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.9296759963035583},{"id":"https://openalex.org/C97686452","wikidata":"https://www.wikidata.org/wiki/Q7604153","display_name":"Static analysis","level":2,"score":0.7389940619468689},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.719241738319397},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.6729047894477844},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5810530781745911},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5772342681884766},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.5171646475791931},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3487101197242737},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3235965371131897},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.2093941867351532},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.08876949548721313},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2013.6548902","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2013.6548902","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W13277579","https://openalex.org/W1568932717","https://openalex.org/W1761424569","https://openalex.org/W1892838792","https://openalex.org/W1939287090","https://openalex.org/W2004816258","https://openalex.org/W2017598432","https://openalex.org/W2020524348","https://openalex.org/W2039032064","https://openalex.org/W2101278273","https://openalex.org/W2119130057","https://openalex.org/W2121480480","https://openalex.org/W2126199987","https://openalex.org/W2127676287","https://openalex.org/W2129331370","https://openalex.org/W2134509461","https://openalex.org/W2135856243","https://openalex.org/W2149342513","https://openalex.org/W2150665550","https://openalex.org/W2151547042","https://openalex.org/W2156306402","https://openalex.org/W2156685974","https://openalex.org/W2158291854","https://openalex.org/W2159373619","https://openalex.org/W2167138995","https://openalex.org/W2185212566","https://openalex.org/W4230349140","https://openalex.org/W4231005419","https://openalex.org/W4236674018","https://openalex.org/W4238050405","https://openalex.org/W4242245787","https://openalex.org/W4246233701","https://openalex.org/W4253844003","https://openalex.org/W6600530048","https://openalex.org/W6640821531","https://openalex.org/W6683648492"],"related_works":["https://openalex.org/W2100329931","https://openalex.org/W2094926594","https://openalex.org/W2357760762","https://openalex.org/W2145535176","https://openalex.org/W2158805860","https://openalex.org/W4229446324","https://openalex.org/W1570180536","https://openalex.org/W2117925677","https://openalex.org/W3140640533","https://openalex.org/W2029945169"],"abstract_inverted_index":{"We":[0],"describe":[1],"a":[2,33,105,171,197],"procedure":[3],"based":[4,183],"on":[5,166,184],"an":[6,25],"existing":[7,26],"static":[8,27,44,84,95,109,150,158,209],"timing":[9,28,45,85,96,110,151,159,163,210],"analysis":[10,29,86,97,111,152,160,211],"tool":[11,30],"for":[12,39,63,104],"selecting":[13],"path":[14,41,65,119,176,190],"delay":[15,66,116,177],"faults":[16,178],"to":[17,90,148],"target":[18],"during":[19],"test":[20,198],"generation.":[21],"The":[22,168],"use":[23],"of":[24,117,137,164,173,188],"ensures":[31],"that":[32,60,192,204],"state-of-the-art":[34],"process":[35,98,112,153],"can":[36,49,113,123,193],"be":[37,50,194,206],"used":[38],"estimating":[40],"delays.":[42],"However,":[43],"analysis,":[46],"by":[47,196,208],"itself,":[48],"inaccurate":[51],"as":[52,76,133,135],"it":[53],"does":[54],"not":[55],"take":[56],"into":[57],"consideration":[58],"conditions":[59,73],"are":[61,74,78,88,130],"necessary":[62,81,102,146],"detecting":[64],"faults.":[67],"In":[68],"the":[69,94,100,108,115,118,138,144,149,155,189,202],"proposed":[70],"method,":[71],"these":[72],"captured":[75],"what":[77],"called":[79],"input":[80,101,145],"assignments,":[82],"which":[83],"tools":[87],"able":[89],"use.":[91],"By":[92],"providing":[93],"with":[99,180,201],"assignments":[103,147],"selected":[106,139],"path,":[107],"estimate":[114],"more":[120,185],"accurately.":[121],"It":[122],"also":[124],"identify":[125],"additional":[126],"paths":[127,182],"whose":[128],"delays":[129,191],"at":[131],"least":[132],"high":[134],"those":[136],"paths.":[140],"Thus,":[141],"feeding":[142],"back":[143],"enhances":[154],"correlation":[156],"between":[157],"and":[161],"actual":[162],"tests":[165],"silicon.":[167],"result":[169],"is":[170],"set":[172,203],"potentially":[174],"detectable":[175],"associated":[179],"critical":[181],"accurate":[186],"estimates":[187],"exhibited":[195],"set,":[199],"compared":[200],"would":[205],"obtained":[207],"alone.":[212]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}