{"id":"https://openalex.org/W2008895684","doi":"https://doi.org/10.1109/vts.2013.6548897","title":"Innovative practices session 3C: Harnessing the challenges of testability and debug of high speed I/Os","display_name":"Innovative practices session 3C: Harnessing the challenges of testability and debug of high speed I/Os","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W2008895684","doi":"https://doi.org/10.1109/vts.2013.6548897","mag":"2008895684"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2013.6548897","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2013.6548897","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108082653","display_name":"Saghir A. Shaikh","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]},{"id":"https://openalex.org/I1296127346","display_name":"Broadcom (Israel)","ror":"https://ror.org/01jsrac29","country_code":"IL","type":"company","lineage":["https://openalex.org/I1296127346","https://openalex.org/I4210127325"]}],"countries":["IL","US"],"is_corresponding":true,"raw_author_name":"Saghir A Shaikh","raw_affiliation_strings":["Broadcom Corporation, San Diego, CA, USA",", Broadcom Corp., San Diego, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Broadcom Corporation, San Diego, CA, USA","institution_ids":["https://openalex.org/I4210127325"]},{"raw_affiliation_string":", Broadcom Corp., San Diego, CA#TAB#","institution_ids":["https://openalex.org/I1296127346"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5108082653"],"corresponding_institution_ids":["https://openalex.org/I1296127346","https://openalex.org/I4210127325"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07792347,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.8028788566589355},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.7967530488967896},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7859013080596924},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7646498680114746},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5975670218467712},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5567095279693604},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5417855381965637},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5350910425186157},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5308151245117188},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3462144136428833},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.307882696390152},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1150311827659607}],"concepts":[{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.8028788566589355},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.7967530488967896},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7859013080596924},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7646498680114746},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5975670218467712},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5567095279693604},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5417855381965637},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5350910425186157},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5308151245117188},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3462144136428833},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.307882696390152},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1150311827659607},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2013.6548897","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2013.6548897","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2149827500","https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2150046587","https://openalex.org/W2142405811","https://openalex.org/W2114980936","https://openalex.org/W2164493372","https://openalex.org/W1594445436","https://openalex.org/W2128920253","https://openalex.org/W2164349885"],"abstract_inverted_index":{"With":[0],"increasing":[1],"advances":[2],"in":[3,15,20,24,32,48],"VLSI":[4,34],"technology,":[5],"process,":[6],"packaging":[7],"and":[8,29,59,74,81],"architecture,":[9],"SoC":[10],"systems":[11,35,50],"continue":[12],"to":[13,37],"increase":[14,23],"complexity.":[16],"This":[17,64],"has":[18],"resulted":[19],"an":[21],"unprecedented":[22],"design":[25],"errors,":[26],"manufacturing":[27,62],"flaws":[28],"customer":[30],"returns":[31],"modern":[33],"related":[36],"High":[38],"Speed":[39],"IO":[40],"(HSIO)":[41],"circuits.":[42],"The":[43],"situation":[44],"will":[45],"be":[46],"exacerbated":[47],"future":[49],"with":[51],"increasingly":[52],"smaller":[53],"form":[54],"factors,":[55],"higher":[56],"integration":[57],"complexity,":[58],"more":[60],"complex":[61],"process.":[63],"session":[65],"comprises":[66],"of":[67,83],"three":[68],"presentations":[69],"each":[70],"highlighting":[71],"the":[72],"challenges":[73],"describing":[75],"a":[76],"few":[77],"solutions":[78],"for":[79],"test":[80],"debug":[82],"HSIOs.":[84]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}