{"id":"https://openalex.org/W2023044450","doi":"https://doi.org/10.1109/vts.2013.6548883","title":"Improving test generation by use of majority gates","display_name":"Improving test generation by use of majority gates","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W2023044450","doi":"https://doi.org/10.1109/vts.2013.6548883","mag":"2023044450"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2013.6548883","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2013.6548883","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065896534","display_name":"P. Wohl","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":true,"raw_author_name":"P. Wohl","raw_affiliation_strings":["Synopsys, Inc., USA","Synopsys. Inc.#TAB#"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys. Inc.#TAB#","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062016144","display_name":"J.A. Waicukauski","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"J. A. Waicukauski","raw_affiliation_strings":["Synopsys, Inc., USA","Synopsys. Inc.#TAB#"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys. Inc.#TAB#","institution_ids":["https://openalex.org/I1335490905"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5065896534"],"corresponding_institution_ids":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09177752,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"32","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.9238827228546143},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.7509214878082275},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6977313756942749},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.538433849811554},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.5086739659309387},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4861997961997986},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.47218218445777893},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.4275064170360565},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4147912263870239},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3608782887458801},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3569154143333435},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35451602935791016},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3174448609352112},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.18541061878204346},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15609735250473022},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08101135492324829},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.07720762491226196}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.9238827228546143},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.7509214878082275},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6977313756942749},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.538433849811554},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.5086739659309387},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4861997961997986},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.47218218445777893},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.4275064170360565},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4147912263870239},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3608782887458801},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3569154143333435},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35451602935791016},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3174448609352112},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.18541061878204346},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15609735250473022},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08101135492324829},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.07720762491226196},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2013.6548883","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2013.6548883","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1828527112","https://openalex.org/W1967660531","https://openalex.org/W1991935474","https://openalex.org/W2026866972","https://openalex.org/W2033311622","https://openalex.org/W2073590490","https://openalex.org/W2096612289","https://openalex.org/W2131432014","https://openalex.org/W2144710311","https://openalex.org/W2155267750","https://openalex.org/W2162489687","https://openalex.org/W2163486423","https://openalex.org/W2167840346","https://openalex.org/W2174635824"],"related_works":["https://openalex.org/W2789883751","https://openalex.org/W2147986372","https://openalex.org/W1979305473","https://openalex.org/W2274367941","https://openalex.org/W2075356617","https://openalex.org/W1974621628","https://openalex.org/W2074302528","https://openalex.org/W3088373974","https://openalex.org/W2157212570","https://openalex.org/W2129020400"],"abstract_inverted_index":{"Scan":[0],"testing":[1],"and":[2,28,46,57,70],"scan":[3,79],"compression":[4,80],"have":[5],"become":[6],"key":[7],"components":[8],"for":[9],"reducing":[10],"test":[11,21,53],"cost.":[12],"We":[13],"present":[14],"a":[15],"novel":[16],"technique":[17],"to":[18,74],"increase":[19],"automatic":[20],"pattern":[22,55],"generation":[23,37],"(ATPG)":[24],"effectiveness":[25],"by":[26],"identifying":[27],"exploiting":[29],"instances":[30],"of":[31],"increasingly":[32],"common":[33],"\u201cmajority":[34],"gates\u201d.":[35],"Test":[36],"is":[38],"modified":[39],"so":[40],"that":[41],"better":[42],"decision":[43],"are":[44],"made":[45],"care":[47],"bits":[48],"can":[49,60,71,82],"be":[50,61,72],"reduced.":[51],"Consequently,":[52],"coverage,":[54],"count":[56],"CPU":[58],"time":[59],"improved.":[62],"The":[63],"new":[64],"method":[65],"requires":[66],"no":[67],"hardware":[68],"support,":[69],"applied":[73],"any":[75],"ATPG":[76],"system,":[77],"although":[78],"methods":[81],"benefit":[83],"the":[84],"most.":[85]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}