{"id":"https://openalex.org/W2072019211","doi":"https://doi.org/10.1109/vts.2013.6548880","title":"Testing retention flip-flops in power-gated designs","display_name":"Testing retention flip-flops in power-gated designs","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W2072019211","doi":"https://doi.org/10.1109/vts.2013.6548880","mag":"2072019211"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2013.6548880","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2013.6548880","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103995136","display_name":"Hao-Wen Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hao-Wen Hsu","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056318989","display_name":"Shih-Hua Kuo","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shih-Hua Kuo","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012114201","display_name":"Wen-Hsiang Chang","orcid":"https://orcid.org/0000-0001-5851-1848"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wen-Hsiang Chang","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055000437","display_name":"Shihao Chen","orcid":"https://orcid.org/0000-0001-7646-8003"},"institutions":[{"id":"https://openalex.org/I4210086231","display_name":"Global Unichip (Taiwan)","ror":"https://ror.org/00005jn19","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210086231"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shi-Hao Chen","raw_affiliation_strings":["Global Unichip Corporation, Hsinchu, Taiwan",", Global Unichip Corporation, Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Global Unichip Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210086231"]},{"raw_affiliation_string":", Global Unichip Corporation, Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I4210086231"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065483437","display_name":"Ming-Tung Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210086231","display_name":"Global Unichip (Taiwan)","ror":"https://ror.org/00005jn19","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210086231"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Tung Chang","raw_affiliation_strings":["Global Unichip Corporation, Hsinchu, Taiwan",", Global Unichip Corporation, Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Global Unichip Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210086231"]},{"raw_affiliation_string":", Global Unichip Corporation, Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I4210086231"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045156360","display_name":"Mango C.-T. Chao","orcid":"https://orcid.org/0000-0002-7299-9015"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Mango C.-T Chao","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.24,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62287719,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.7257025241851807},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6367985606193542},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5446755886077881},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5376123189926147},{"id":"https://openalex.org/keywords/value","display_name":"Value (mathematics)","score":0.48246175050735474},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4638206362724304},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.388171523809433},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2769503891468048},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2155432403087616},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16655728220939636},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15803861618041992},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.14190372824668884},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.08977478742599487}],"concepts":[{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.7257025241851807},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6367985606193542},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5446755886077881},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5376123189926147},{"id":"https://openalex.org/C2776291640","wikidata":"https://www.wikidata.org/wiki/Q2912517","display_name":"Value (mathematics)","level":2,"score":0.48246175050735474},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4638206362724304},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.388171523809433},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2769503891468048},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2155432403087616},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16655728220939636},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15803861618041992},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.14190372824668884},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.08977478742599487},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2013.6548880","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2013.6548880","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2029263260","https://openalex.org/W2085801924","https://openalex.org/W2097389567","https://openalex.org/W2103227017","https://openalex.org/W2112786932","https://openalex.org/W2114766961","https://openalex.org/W2115859654","https://openalex.org/W2131862714","https://openalex.org/W2135615172","https://openalex.org/W3035062237","https://openalex.org/W3210820645","https://openalex.org/W4235906114","https://openalex.org/W4252815076","https://openalex.org/W6675468258","https://openalex.org/W6677073876","https://openalex.org/W6719005676"],"related_works":["https://openalex.org/W2204879205","https://openalex.org/W2096437374","https://openalex.org/W1943174035","https://openalex.org/W1928481607","https://openalex.org/W3135165657","https://openalex.org/W1485582195","https://openalex.org/W57337972","https://openalex.org/W2313216219","https://openalex.org/W4315697128","https://openalex.org/W1561306903"],"abstract_inverted_index":{"This":[0],"paper":[1],"focuses":[2],"on":[3,7,128],"tackling":[4],"two":[5],"problems":[6],"testing":[8],"retention":[9,51,105],"flip-flops":[10],"in":[11],"power-gated":[12],"designs.":[13],"The":[14,33,109],"first":[15,60],"one":[16,35],"is":[17,36],"how":[18,37],"to":[19,38,68,97],"reduce":[20],"the":[21,30,40,45,50,54,59,88,99,104,112,117],"virtual-V":[22,78],"<sub":[23,79],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[24,80],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD</sub>":[25,81],"discharge":[26],"time":[27],"after":[28,107],"entering":[29],"sleep":[31],"mode.":[32],"second":[34,89],"avoid":[39,98],"test":[41,95,119],"escape":[42],"caused":[43],"by":[44],"unintended":[46,100],"initial":[47,101],"value":[48,102],"of":[49,103,111],"flip-flop":[52,106],"during":[53],"restore":[55],"function.":[56],"To":[57,86],"solve":[58,87],"problem,":[61,90],"we":[62,91],"propose":[63,92],"a":[64,84,93],"novel":[65],"ATPG":[66,114],"framework":[67,115],"generate":[69],"repeatedly":[70],"toggling":[71],"pattern":[72],"pairs":[73],"that":[74],"can":[75],"create":[76],"maximal":[77],"drop":[82],"for":[83],"cycle.":[85],"new":[94,118],"procedure":[96,120],"restoring.":[108],"effectiveness":[110],"proposed":[113],"and":[116],"will":[121],"be":[122],"validated":[123],"through":[124],"SPICE":[125],"simulation":[126],"based":[127],"an":[129],"industrial":[130],"MTCMOS":[131],"cell":[132],"library.":[133]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}