{"id":"https://openalex.org/W1983714542","doi":"https://doi.org/10.1109/vts.2012.6231102","title":"A novel capture-safety checking method for multi-clock designs and accuracy evaluation with delay capture circuits","display_name":"A novel capture-safety checking method for multi-clock designs and accuracy evaluation with delay capture circuits","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W1983714542","doi":"https://doi.org/10.1109/vts.2012.6231102","mag":"1983714542"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2012.6231102","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2012.6231102","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 30th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://naist.repo.nii.ac.jp/records/4906","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079877073","display_name":"Kohei Miyase","orcid":null},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kohei Miyase","raw_affiliation_strings":["Kyushu Institute of Technology, Iizuka, Japan","Kyushu Institute of Technology, Iizuka 820-8502, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kyushu Institute of Technology, Iizuka, Japan","institution_ids":["https://openalex.org/I207014233"]},{"raw_affiliation_string":"Kyushu Institute of Technology, Iizuka 820-8502, Japan","institution_ids":["https://openalex.org/I207014233"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055734358","display_name":"Masao Aso","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masao Aso","raw_affiliation_strings":["Renesas Micro Systems Company Limited, Kamimashiki, Japan","Renesas Micro Systems Co., Ltd., Kamimashiki 861-2202, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Micro Systems Company Limited, Kamimashiki, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Micro Systems Co., Ltd., Kamimashiki 861-2202, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009547883","display_name":"Ryou Ootsuka","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ryou Ootsuka","raw_affiliation_strings":["Renesas Micro Systems Company Limited, Kamimashiki, Japan","Renesas Micro Systems Co., Ltd., Kamimashiki 861-2202, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Micro Systems Company Limited, Kamimashiki, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Micro Systems Co., Ltd., Kamimashiki 861-2202, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084697545","display_name":"Xiaoqing Wen","orcid":"https://orcid.org/0000-0001-8305-604X"},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Xiaoqing Wen","raw_affiliation_strings":["Kyushu Institute of Technology, Iizuka, Japan","Kyushu Institute of Technology, Iizuka 820-8502, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kyushu Institute of Technology, Iizuka, Japan","institution_ids":["https://openalex.org/I207014233"]},{"raw_affiliation_string":"Kyushu Institute of Technology, Iizuka 820-8502, Japan","institution_ids":["https://openalex.org/I207014233"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103412924","display_name":"Hiroshi Furukawa","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroshi Furukawa","raw_affiliation_strings":["Renesas Micro Systems Company Limited, Kamimashiki, Japan","Renesas Micro Systems Co., Ltd., Kamimashiki 861-2202, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Micro Systems Company Limited, Kamimashiki, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Micro Systems Co., Ltd., Kamimashiki 861-2202, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113798957","display_name":"Yuta Yamato","orcid":null},"institutions":[{"id":"https://openalex.org/I4210097531","display_name":"Kitakyushu Foundation for the Advancement of Industry, Science and Technology","ror":"https://ror.org/00wse9j86","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210097531"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuta Yamato","raw_affiliation_strings":["Fukuoka Industry Science Technology Foundation, Fukuoka, Japan","Fukuoka Industry Science Technology Foundation, 814-0001, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fukuoka Industry Science Technology Foundation, Fukuoka, Japan","institution_ids":["https://openalex.org/I4210097531"]},{"raw_affiliation_string":"Fukuoka Industry Science Technology Foundation, 814-0001, Japan","institution_ids":["https://openalex.org/I4210097531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111571008","display_name":"K. Enokimoto","orcid":null},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazunari Enokimoto","raw_affiliation_strings":["Kyushu Institute of Technology, Iizuka, Japan","Kyushu Institute of Technology, Iizuka 820-8502, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kyushu Institute of Technology, Iizuka, Japan","institution_ids":["https://openalex.org/I207014233"]},{"raw_affiliation_string":"Kyushu Institute of Technology, Iizuka 820-8502, Japan","institution_ids":["https://openalex.org/I207014233"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109872072","display_name":"Seiji Kajihara","orcid":null},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Seiji Kajihara","raw_affiliation_strings":["Kyushu Institute of Technology, Iizuka, Japan","Kyushu Institute of Technology, Iizuka 820-8502, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kyushu Institute of Technology, Iizuka, Japan","institution_ids":["https://openalex.org/I207014233"]},{"raw_affiliation_string":"Kyushu Institute of Technology, Iizuka 820-8502, Japan","institution_ids":["https://openalex.org/I207014233"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2897,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.54145845,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"197","last_page":"202"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7411285638809204},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6073936820030212},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5483619570732117},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.547267496585846},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.5407078862190247},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5374795198440552},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.5304146409034729},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5227392315864563},{"id":"https://openalex.org/keywords/signal-edge","display_name":"Signal edge","score":0.4985055923461914},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.43566611409187317},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37694045901298523},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.37570202350616455},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.3346762955188751},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2772342562675476},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.23428377509117126},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12901738286018372},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.10765045881271362}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7411285638809204},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6073936820030212},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5483619570732117},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.547267496585846},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.5407078862190247},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5374795198440552},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.5304146409034729},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5227392315864563},{"id":"https://openalex.org/C117525741","wikidata":"https://www.wikidata.org/wiki/Q775654","display_name":"Signal edge","level":4,"score":0.4985055923461914},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.43566611409187317},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37694045901298523},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.37570202350616455},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.3346762955188751},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2772342562675476},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.23428377509117126},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12901738286018372},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.10765045881271362},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/vts.2012.6231102","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2012.6231102","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 30th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},{"id":"pmh:oai:irdb.nii.ac.jp:01146:0005783357","is_oa":true,"landing_page_url":"https://naist.repo.nii.ac.jp/records/4906","pdf_url":null,"source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"conference paper"},{"id":"pmh:oai:library.naist.jp:10061/11175","is_oa":true,"landing_page_url":"http://hdl.handle.net/10061/11175","pdf_url":null,"source":{"id":"https://openalex.org/S4377196843","display_name":"NAIST Digital Library (Nara Institute of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I75917431","host_organization_name":"Nara Institute of Science and Technology","host_organization_lineage":["https://openalex.org/I75917431"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference Paper"}],"best_oa_location":{"id":"pmh:oai:irdb.nii.ac.jp:01146:0005783357","is_oa":true,"landing_page_url":"https://naist.repo.nii.ac.jp/records/4906","pdf_url":null,"source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"conference paper"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5199999809265137}],"awards":[{"id":"https://openalex.org/G4600680082","display_name":"Power Adjustment Testing for Next-Generation Low-Power LSI Circuits","funder_award_id":"22300017","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"}],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1491971472","https://openalex.org/W1849928240","https://openalex.org/W1900996732","https://openalex.org/W1988813737","https://openalex.org/W2064139224","https://openalex.org/W2080510479","https://openalex.org/W2102551348","https://openalex.org/W2115700624","https://openalex.org/W2115895773","https://openalex.org/W2126872604","https://openalex.org/W2132565185","https://openalex.org/W2132733952","https://openalex.org/W2135936250","https://openalex.org/W2147986372","https://openalex.org/W2162547872","https://openalex.org/W2168247232","https://openalex.org/W2170506040","https://openalex.org/W2171769301","https://openalex.org/W3210820645","https://openalex.org/W4242107829","https://openalex.org/W6639759450","https://openalex.org/W6678897769","https://openalex.org/W6683598130"],"related_works":["https://openalex.org/W112744582","https://openalex.org/W2292909929","https://openalex.org/W2107880456","https://openalex.org/W4236519036","https://openalex.org/W331180034","https://openalex.org/W2569163161","https://openalex.org/W2522783273","https://openalex.org/W2464270726","https://openalex.org/W1983714542","https://openalex.org/W2952430583"],"abstract_inverted_index":{"Excessive":[0],"capture":[1,23,35,55],"power":[2],"in":[3,46,58],"at-speed":[4],"scan":[5],"testing":[6],"may":[7],"cause":[8],"yield":[9],"loss":[10],"due":[11],"to":[12],"timing":[13],"failures.":[14],"Although":[15],"reducing":[16,34],"the":[17,76,95,106],"number":[18],"of":[19,62,94],"clock":[20,53,80,86],"domains":[21,54,87],"that":[22],"test":[24,56],"responses":[25,57],"simultaneously":[26],"is":[27],"a":[28,59,67],"practical":[29],"and":[30,92],"scalable":[31],"solution":[32],"for":[33,75,84],"power,":[36],"no":[37],"available":[38],"capture-safety":[39,71],"checking":[40,72],"metric":[41],"can":[42],"assess":[43],"its":[44],"effect":[45],"an":[47,117],"accurate-enough":[48],"manner,":[49],"especially":[50],"when":[51],"multiple":[52],"short":[60],"period":[61],"time.":[63],"This":[64],"paper":[65],"proposes":[66],"novel":[68],"CLEAR":[69],"(CLock-Edge-Arrival-Relation-based)":[70],"method":[73,97],"that,":[74],"first":[77],"time,":[78],"takes":[79],"edge":[81],"arrival":[82],"times":[83],"different":[85],"into":[88],"consideration.":[89],"The":[90],"accuracy":[91],"usefulness":[93],"proposed":[96],"have":[98],"been":[99],"clearly":[100],"demonstrated":[101],"by":[102],"simulation-based":[103],"evaluation":[104,115],"with":[105,116,121],"largest":[107],"ITC'99":[108],"benchmark":[109],"circuit":[110],"as":[111,113],"well":[112],"real-chip-based":[114],"industrial":[118],"chip":[119],"embedded":[120],"on-chip":[122],"delay":[123],"measurement":[124],"circuitry.":[125]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}