{"id":"https://openalex.org/W1991025821","doi":"https://doi.org/10.1109/vts.2012.6231069","title":"An aging-aware flip-flop design based on accurate, run-time failure prediction","display_name":"An aging-aware flip-flop design based on accurate, run-time failure prediction","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W1991025821","doi":"https://doi.org/10.1109/vts.2012.6231069","mag":"1991025821"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2012.6231069","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2012.6231069","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 30th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100354918","display_name":"Jun-Young Park","orcid":"https://orcid.org/0000-0003-4830-9739"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Junyoung Park","raw_affiliation_strings":["Computer Engineering Research Center, University of Texas, Austin, Austin, TX, USA","Computer Engineering Research Center, The University of Texas at Austin, USA 78712"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Research Center, University of Texas, Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Computer Engineering Research Center, The University of Texas at Austin, USA 78712","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068070739","display_name":"Jacob A. Abraham","orcid":"https://orcid.org/0000-0002-5336-5631"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jacob A. Abraham","raw_affiliation_strings":["Computer Engineering Research Center, University of Texas, Austin, Austin, TX, USA","Computer Engineering Research Center, The University of Texas at Austin, USA 78712"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Research Center, University of Texas, Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Computer Engineering Research Center, The University of Texas at Austin, USA 78712","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100354918"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":1.964,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.86782208,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"294","last_page":"299"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.8162537813186646},{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.7978925704956055},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.719113826751709},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6296998858451843},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.5955520272254944},{"id":"https://openalex.org/keywords/mean-time-between-failures","display_name":"Mean time between failures","score":0.5718228816986084},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5601323246955872},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.542503297328949},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4415603578090668},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.43682777881622314},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4357183873653412},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4230317771434784},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4124067425727844},{"id":"https://openalex.org/keywords/constant","display_name":"Constant (computer programming)","score":0.4109591841697693},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4039541780948639},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.37330472469329834},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.29739242792129517},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22715595364570618},{"id":"https://openalex.org/keywords/failure-rate","display_name":"Failure rate","score":0.22621187567710876},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16850417852401733},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.08708786964416504}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.8162537813186646},{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.7978925704956055},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.719113826751709},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6296998858451843},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.5955520272254944},{"id":"https://openalex.org/C44154001","wikidata":"https://www.wikidata.org/wiki/Q754940","display_name":"Mean time between failures","level":3,"score":0.5718228816986084},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5601323246955872},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.542503297328949},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4415603578090668},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.43682777881622314},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4357183873653412},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4230317771434784},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4124067425727844},{"id":"https://openalex.org/C2777027219","wikidata":"https://www.wikidata.org/wiki/Q1284190","display_name":"Constant (computer programming)","level":2,"score":0.4109591841697693},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4039541780948639},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.37330472469329834},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.29739242792129517},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22715595364570618},{"id":"https://openalex.org/C163164238","wikidata":"https://www.wikidata.org/wiki/Q2737027","display_name":"Failure rate","level":2,"score":0.22621187567710876},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16850417852401733},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.08708786964416504},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2012.6231069","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2012.6231069","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 30th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6700000166893005}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W2006742708","https://openalex.org/W2095823567","https://openalex.org/W2102729267","https://openalex.org/W2102913295","https://openalex.org/W2104677471","https://openalex.org/W2105619224","https://openalex.org/W2110283673","https://openalex.org/W2116870438","https://openalex.org/W2122507955","https://openalex.org/W2122757690","https://openalex.org/W2141565132","https://openalex.org/W2142908374","https://openalex.org/W2146818893","https://openalex.org/W2147091592","https://openalex.org/W2151802820","https://openalex.org/W2156667996","https://openalex.org/W2170333286","https://openalex.org/W2171649152","https://openalex.org/W3089937351","https://openalex.org/W4236432903"],"related_works":["https://openalex.org/W1999919743","https://openalex.org/W2081382200","https://openalex.org/W2100282217","https://openalex.org/W2157278395","https://openalex.org/W2164047446","https://openalex.org/W2096191509","https://openalex.org/W3033168326","https://openalex.org/W2609002938","https://openalex.org/W2117835845","https://openalex.org/W2164178706"],"abstract_inverted_index":{"As":[0],"process":[1],"technology":[2],"continues":[3],"to":[4,39,68,125,151,169],"shrink,":[5],"Negative":[6],"Bias":[7],"Temperature":[8],"Instability":[9],"(NBTI)":[10],"has":[11],"become":[12,40],"a":[13,53,173],"major":[14],"reliability":[15],"issue":[16],"in":[17,82],"CMOS":[18],"circuits.":[19],"NBTI":[20],"degrades":[21],"the":[22,26,33,37,45,79,83,99,106,110,117,122,127,135,141,146],"threshold":[23],"voltage":[24],"of":[25,36,105,130,143,175],"PMOS":[27],"transistor":[28],"and,":[29],"over":[30],"time,":[31],"causes":[32],"operating":[34],"speed":[35],"circuit":[38],"slower":[41],"(also":[42],"known":[43],"as":[44,90,103,172],"aging":[46,92,101,147],"effect).":[47],"In":[48,66],"this":[49],"paper,":[50],"we":[51,74],"introduce":[52],"new":[54],"aging-aware":[55],"Flip-Flop":[56],"(FF)":[57],"that":[58,95,104,113,159],"is":[59,86,114,119],"based":[60],"on":[61],"accurate,":[62],"run-time":[63],"Failure":[64],"Prediction.":[65],"order":[67],"maintain":[69],"prediction":[70,165],"accuracy":[71,166],"despite":[72],"aging,":[73],"use":[75],"two":[76],"schemes:":[77],"(a)":[78],"master":[80],"latch":[81],"main":[84,107],"FF":[85,161],"duplicated":[87],"and":[88,149],"used":[89,115],"an":[91],"monitor":[93],"so":[94],"it":[96],"can":[97],"have":[98],"same":[100],"effect":[102,129,148],"FF;":[108],"(b)":[109],"delay":[111],"element":[112],"for":[116,167],"guardband":[118,136,178],"inserted":[120],"into":[121],"clock":[123],"network":[124],"utilize":[126],"recovery":[128],"NBTI.":[131],"These":[132],"schemes":[133],"keep":[134],"virtually":[137],"constant,":[138],"which":[139],"reduces":[140],"likelihood":[142],"both":[144],"overestimating":[145],"failing":[150],"detect":[152],"it.":[153],"The":[154],"SPICE":[155],"simulation":[156],"results":[157],"reveal":[158],"our":[160],"architecture":[162],"maintains":[163],"its":[164,177],"up":[168],"10":[170],"years":[171],"result":[174],"keeping":[176],"almost":[179],"completely":[180],"constant.":[181]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}