{"id":"https://openalex.org/W2150113875","doi":"https://doi.org/10.1109/vts.2011.5783749","title":"A built-in self-test scheme for the post-bond test of TSVs in 3D ICs","display_name":"A built-in self-test scheme for the post-bond test of TSVs in 3D ICs","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2150113875","doi":"https://doi.org/10.1109/vts.2011.5783749","mag":"2150113875"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2011.5783749","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2011.5783749","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"29th VLSI Test Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109093165","display_name":"Yu-Jen Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yu-Jen Huang","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Zhongli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Zhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100741020","display_name":"Jin-Fu Li","orcid":"https://orcid.org/0000-0003-1961-9674"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jin-Fu Li","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Zhongli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Zhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063980328","display_name":"Ji-Jan Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ji-Jan Chen","raw_affiliation_strings":["Information and Communication Research Laboratory (ICL), Industrial Technology and Research Institute, Taiwan"],"affiliations":[{"raw_affiliation_string":"Information and Communication Research Laboratory (ICL), Industrial Technology and Research Institute, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084103721","display_name":"Ding-Ming Kwai","orcid":"https://orcid.org/0000-0001-7769-7879"},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ding-Ming Kwai","raw_affiliation_strings":["Information and Communication Research Laboratory (ICL), Industrial Technology and Research Institute, Taiwan"],"affiliations":[{"raw_affiliation_string":"Information and Communication Research Laboratory (ICL), Industrial Technology and Research Institute, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113501237","display_name":"Yung-Fa Chou","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yung-Fa Chou","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075548524","display_name":"Cheng\u2010Wen Wu","orcid":"https://orcid.org/0000-0001-8614-7908"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Wen Wu","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5109093165"],"corresponding_institution_ids":["https://openalex.org/I22265921"],"apc_list":null,"apc_paid":null,"fwci":8.2139,"has_fulltext":false,"cited_by_count":72,"citation_normalized_percentile":{"value":0.97881528,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"20","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.7778052091598511},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.7691010236740112},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7226409316062927},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.7047333717346191},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6902718544006348},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.6583364009857178},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5369505882263184},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.5300195813179016},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4835931658744812},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4447941482067108},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41267460584640503},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.36602503061294556},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32793140411376953},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19042274355888367},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.13419055938720703}],"concepts":[{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.7778052091598511},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.7691010236740112},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7226409316062927},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.7047333717346191},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6902718544006348},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.6583364009857178},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5369505882263184},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.5300195813179016},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4835931658744812},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4447941482067108},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41267460584640503},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.36602503061294556},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32793140411376953},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19042274355888367},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.13419055938720703},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2011.5783749","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2011.5783749","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"29th VLSI Test Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1992917870","https://openalex.org/W2002645608","https://openalex.org/W2013679798","https://openalex.org/W2016460235","https://openalex.org/W2026717319","https://openalex.org/W2090396476","https://openalex.org/W2094915857","https://openalex.org/W2102304175","https://openalex.org/W2110075134","https://openalex.org/W2112647513","https://openalex.org/W2115697688","https://openalex.org/W2118445886","https://openalex.org/W2132155220","https://openalex.org/W2143502515","https://openalex.org/W2156107436","https://openalex.org/W2161277442","https://openalex.org/W2163356236","https://openalex.org/W4242591497","https://openalex.org/W6648630763"],"related_works":["https://openalex.org/W1990828594","https://openalex.org/W2016970881","https://openalex.org/W2027159884","https://openalex.org/W2333804548","https://openalex.org/W2534942874","https://openalex.org/W3093450488","https://openalex.org/W2150113875","https://openalex.org/W2016589506","https://openalex.org/W2376702355","https://openalex.org/W4385062230"],"abstract_inverted_index":{"Three-dimensional":[0],"(3D)":[1],"integration":[2],"using":[3],"through":[4],"silicon":[5,87],"via":[6],"(TSV)":[7],"has":[8,78],"been":[9],"widely":[10],"acknowledged":[11],"as":[12],"one":[13],"future":[14],"integrated-circuit":[15],"(IC)":[16],"technology.":[17],"A":[18],"3D":[19,38,65],"IC":[20],"including":[21],"multiple":[22],"dies":[23],"connected":[24],"with":[25,102,137,142],"TSVs":[26,62,72],"offers":[27],"many":[28],"benefits":[29],"over":[30],"current":[31],"2D":[32,47],"ICs.":[33,48],"However,":[34],"the":[35,71,79,94,98,125,134,143,148],"testing":[36],"of":[37,46,63,81,97],"ICs":[39],"is":[40,117,122],"much":[41],"more":[42],"difficult":[43],"than":[44],"that":[45,93],"In":[49,140],"this":[50],"paper,":[51],"we":[52],"propose":[53],"a":[54,64,107],"cost-effective":[55],"built-in":[56],"self-test":[57],"circuit":[58,100],"(BIST)":[59],"to":[60,76,132],"test":[61,133,146,158],"IC.":[66],"The":[67],"BIST":[68,99,126,149],"scheme,":[69],"arranging":[70],"into":[73],"arrays":[74],"similar":[75],"memory,":[77],"features":[80],"low":[82,86],"test/diagnosis":[83],"time":[84,159],"and":[85,156],"area":[88,95,154],"cost.":[89],"Simulation":[90],"results":[91],"show":[92],"overhead":[96],"implemented":[101],"0.18\u03bcm":[103],"CMOS":[104],"technology":[105],"for":[106],"16\u00d732":[108],"TSV":[109,114,135],"array":[110,136],"in":[111],"which":[112],"each":[113],"cell":[115],"size":[116],"45\u03bcm":[118],"<sup":[119],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[120],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[121],"2.24%.":[123],"Also,":[124],"needs":[127],"only":[128],"130":[129],"clock":[130],"cycles":[131],"stuck-at":[138],"faults.":[139],"comparison":[141],"IEEE":[144],"1500-based":[145],"approach,":[147],"scheme":[150],"can":[151],"achieve":[152],"85.2%":[153],"cost":[155],"93.6%":[157],"reduction.":[160]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":14},{"year":2014,"cited_by_count":9},{"year":2013,"cited_by_count":9},{"year":2012,"cited_by_count":12}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}