{"id":"https://openalex.org/W2126851966","doi":"https://doi.org/10.1109/vts.2011.5783736","title":"Low Coverage Analysis using dynamic un-testability debug in ATPG","display_name":"Low Coverage Analysis using dynamic un-testability debug in ATPG","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2126851966","doi":"https://doi.org/10.1109/vts.2011.5783736","mag":"2126851966"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2011.5783736","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2011.5783736","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"29th VLSI Test Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064923800","display_name":"Kameshwar Chandrasekar","orcid":"https://orcid.org/0000-0002-6249-5593"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kameshwar Chandrasekar","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corporation Santa Clara, CA 95054, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation Santa Clara, CA 95054, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063242740","display_name":"Surendra K. Bommu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Surendra Bommu","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corporation Santa Clara, CA 95054, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation Santa Clara, CA 95054, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103707779","display_name":"Sanjay Sengupta","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanjay Sengupta","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corporation Santa Clara, CA 95054, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation Santa Clara, CA 95054, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":1.0306,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.79120272,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"291","last_page":"296"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9871000051498413,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.9350166320800781},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7793679237365723},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.661303699016571},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6224868893623352},{"id":"https://openalex.org/keywords/control-flow-graph","display_name":"Control flow graph","score":0.5367419123649597},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4478939473628998},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4389324486255646},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.20087283849716187},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19654414057731628},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.1416437029838562},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1409662961959839},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.08944147825241089}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.9350166320800781},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7793679237365723},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.661303699016571},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6224868893623352},{"id":"https://openalex.org/C27458966","wikidata":"https://www.wikidata.org/wiki/Q1187693","display_name":"Control flow graph","level":2,"score":0.5367419123649597},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4478939473628998},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4389324486255646},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.20087283849716187},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19654414057731628},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.1416437029838562},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1409662961959839},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.08944147825241089},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2011.5783736","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2011.5783736","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"29th VLSI Test Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/14","display_name":"Life below water","score":0.5299999713897705}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1904003763","https://openalex.org/W2048051309","https://openalex.org/W2095962074","https://openalex.org/W2102945171","https://openalex.org/W2118346508","https://openalex.org/W2119241964","https://openalex.org/W2119709001","https://openalex.org/W2120599220","https://openalex.org/W2137597856","https://openalex.org/W2147897801","https://openalex.org/W2160444875","https://openalex.org/W2161010566","https://openalex.org/W2166244312","https://openalex.org/W3016023799","https://openalex.org/W4229840182","https://openalex.org/W4249515509","https://openalex.org/W4255073455"],"related_works":["https://openalex.org/W2947266479","https://openalex.org/W2107525390","https://openalex.org/W2091833418","https://openalex.org/W2157191248","https://openalex.org/W2151694129","https://openalex.org/W2913077774","https://openalex.org/W4256030018","https://openalex.org/W2369589212","https://openalex.org/W2543176856","https://openalex.org/W2624668974"],"abstract_inverted_index":{"In":[0],"this":[1,117],"paper,":[2],"we":[3,69],"propose":[4],"an":[5,16,34],"automated":[6],"technique":[7,90,101],"to":[8,22,37,76,104],"identify":[9],"the":[10,24,41,59,79,88,92],"reasons":[11,42,60,82],"for":[12,46,55],"un-testable":[13],"faults":[14,80],"and,":[15],"interactive":[17],"Low":[18],"Coverage":[19],"Analysis":[20],"flow":[21,75,96],"expedite":[23],"coverage":[25,73,106],"analysis":[26,74],"step,":[27],"in":[28,112],"scan":[29,94],"ATPG.":[30,51],"We":[31,86],"seamlessly":[32],"use":[33,70],"implication":[35],"graph":[36],"keep":[38],"track":[39],"of":[40,125],"that":[43],"are":[44,65],"responsible":[45],"each":[47,56],"conflict":[48],"encountered":[49],"during":[50],"As":[52],"ATPG":[53,63,84,95],"progresses,":[54],"fault,":[57],"all":[58],"arising":[61],"from":[62],"constraints":[64],"logged":[66],"systematically.":[67],"Then,":[68],"a":[71,113,122],"low":[72],"cumulatively":[77],"analyze":[78],"and":[81],"/":[83],"constraints.":[85],"integrated":[87],"proposed":[89,100],"into":[91],"production":[93],"at":[97],"Intel.":[98],"The":[99],"resolved":[102],"up":[103],"15%":[105],"gap":[107],"on":[108],"real":[109],"micro-processor":[110],"designs":[111],"few":[114,123],"hours.":[115],"Potentially,":[116],"would":[118],"have,":[119],"otherwise,":[120],"taken":[121],"days":[124],"manual":[126],"effort":[127],"with":[128],"considerable":[129],"design":[130],"knowledge.":[131]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}