{"id":"https://openalex.org/W2168572717","doi":"https://doi.org/10.1109/vts.2011.5783729","title":"Dynamic scan clock control for test time reduction maintaining peak power limit","display_name":"Dynamic scan clock control for test time reduction maintaining peak power limit","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2168572717","doi":"https://doi.org/10.1109/vts.2011.5783729","mag":"2168572717"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2011.5783729","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2011.5783729","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"29th VLSI Test Symposium","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065116178","display_name":"Priyadharshini Shanmugasundaram","orcid":null},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Priyadharshini Shanmugasundaram","raw_affiliation_strings":["Aubum University, Auburn, AL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aubum University, Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084081268","display_name":"Vishwani D. Agrawal","orcid":"https://orcid.org/0000-0002-7121-5979"},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vishwani D. Agrawal","raw_affiliation_strings":["Aubum University, Auburn, AL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aubum University, Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I82497590"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":null,"first_page":"248","last_page":"253"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6712220311164856},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.6585221886634827},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6177756786346436},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5395203828811646},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5210899114608765},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.5194582343101501},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5087326169013977},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42975467443466187},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.419242262840271},{"id":"https://openalex.org/keywords/test-vector","display_name":"Test vector","score":0.417250394821167},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4117776155471802},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.39369457960128784},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.36315757036209106},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3237524628639221},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3008785843849182},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29498791694641113},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14810466766357422},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.13575011491775513},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11413207650184631}],"concepts":[{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6712220311164856},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.6585221886634827},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6177756786346436},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5395203828811646},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5210899114608765},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.5194582343101501},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5087326169013977},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42975467443466187},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.419242262840271},{"id":"https://openalex.org/C100767440","wikidata":"https://www.wikidata.org/wiki/Q7705816","display_name":"Test vector","level":3,"score":0.417250394821167},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4117776155471802},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.39369457960128784},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.36315757036209106},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3237524628639221},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3008785843849182},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29498791694641113},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14810466766357422},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.13575011491775513},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11413207650184631},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vts.2011.5783729","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2011.5783729","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"29th VLSI Test Symposium","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.185.1175","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.185.1175","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eng.auburn.edu/%7Evagrawal/TALKS/VTS11/paper.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W53227076","https://openalex.org/W1544623790","https://openalex.org/W1557977552","https://openalex.org/W1595368737","https://openalex.org/W1874778078","https://openalex.org/W1942759344","https://openalex.org/W2040241863","https://openalex.org/W2074302528","https://openalex.org/W2099814124","https://openalex.org/W2104884563","https://openalex.org/W2106303764","https://openalex.org/W2116429369","https://openalex.org/W2118134904","https://openalex.org/W2119691242","https://openalex.org/W2123887421","https://openalex.org/W2128921091","https://openalex.org/W2130646500","https://openalex.org/W2131499522","https://openalex.org/W2134998505","https://openalex.org/W2143656915","https://openalex.org/W2152279620","https://openalex.org/W2152406824","https://openalex.org/W2154258156","https://openalex.org/W2160621850","https://openalex.org/W2587437843","https://openalex.org/W3152051615","https://openalex.org/W4254056430","https://openalex.org/W6679099873","https://openalex.org/W6683071997"],"related_works":["https://openalex.org/W2074302528","https://openalex.org/W2147986372","https://openalex.org/W2019719714","https://openalex.org/W1979305473","https://openalex.org/W3109020709","https://openalex.org/W2044021627","https://openalex.org/W2154314512","https://openalex.org/W2134369540","https://openalex.org/W1981498177","https://openalex.org/W1970697485"],"abstract_inverted_index":{"We":[0],"dynamically":[1],"monitor":[2,26,155],"per":[3],"cycle":[4],"scan":[5,11,107,111,157],"activity":[6,15,25,73,154],"to":[7],"speed":[8],"up":[9],"the":[10,19,47,54,109,115,146,152],"clock":[12,112,138,158],"for":[13,102,130,145],"low":[14,77],"cycles":[16],"without":[17],"exceeding":[18],"specified":[20,122],"peak":[21],"power":[22],"budget.":[23],"The":[24,64],"is":[27,84],"implemented":[28],"either":[29,41],"as":[30],"on-chip":[31],"hardware":[32,153,163],"or":[33],"through":[34],"pre-simulated":[35],"and":[36,59,127,156],"stored":[37],"test":[38,50,56,62,65,81,94,99,116,142],"data.":[39],"In":[40],"case":[42],"a":[43],"handshake":[44],"protocol":[45],"controls":[46],"rate":[48],"of":[49],"data":[51,95],"flow":[52],"between":[53],"automatic":[55],"equipment":[57],"(ATE)":[58],"device":[60],"under":[61],"(DUT).":[63],"time":[66,82,100,117,143],"reduction":[67,83,101,144],"accomplished":[68],"depends":[69],"upon":[70],"an":[71],"average":[72],"factor":[74],"\u03b1.":[75],"For":[76,105],"\u03b1,":[78],"about":[79,97,140,161],"50%":[80],"analytically":[85],"shown.":[86],"With":[87],"moderate":[88],"activity,":[89],"\u03b1":[90],"=":[91],"0.5,":[92],"simulated":[93],"gives":[96],"25%":[98],"ITC02":[103],"benchmarks.":[104],"full":[106],"s38584,":[108],"dynamic":[110,137],"control":[113,159],"reduced":[114],"by":[118,128],"19%":[119,141],"when":[120],"fully":[121],"ATPG":[123],"vectors":[124,131],"were":[125],"used":[126],"43%":[129],"with":[132,136],"don't":[133],"cares.":[134],"BIST":[135],"showed":[139],"largest":[147],"ISCAS89":[148],"circuits":[149],"in":[150],"which":[151],"required":[160],"2-3%":[162],"overhead.":[164]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":4}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}