{"id":"https://openalex.org/W2112041422","doi":"https://doi.org/10.1109/vts.2011.5783724","title":"Design and implementation of a time-division multiplexing scan architecture using serializer and deserializer in GPU chips","display_name":"Design and implementation of a time-division multiplexing scan architecture using serializer and deserializer in GPU chips","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2112041422","doi":"https://doi.org/10.1109/vts.2011.5783724","mag":"2112041422"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2011.5783724","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2011.5783724","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"29th VLSI Test Symposium","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060188846","display_name":"Amit Sanghani","orcid":null},"institutions":[{"id":"https://openalex.org/I1304085615","display_name":"Nvidia (United Kingdom)","ror":"https://ror.org/02kr42612","country_code":"GB","type":"company","lineage":["https://openalex.org/I1304085615","https://openalex.org/I4210127875"]},{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Amit Sanghani","raw_affiliation_strings":["DFT Engineering, NVIDIA Corporation, Santa Clara, CA, USA","DFT Engineering, NVIDIA Corp., 2701 San Tomas Expy, Santa Clara, CA 95050, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DFT Engineering, NVIDIA Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]},{"raw_affiliation_string":"DFT Engineering, NVIDIA Corp., 2701 San Tomas Expy, Santa Clara, CA 95050, USA","institution_ids":["https://openalex.org/I1304085615"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100453374","display_name":"Bo Yang","orcid":"https://orcid.org/0000-0003-1559-0202"},"institutions":[{"id":"https://openalex.org/I1304085615","display_name":"Nvidia (United Kingdom)","ror":"https://ror.org/02kr42612","country_code":"GB","type":"company","lineage":["https://openalex.org/I1304085615","https://openalex.org/I4210127875"]},{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Bo Yang","raw_affiliation_strings":["DFT Engineering, NVIDIA Corporation, Santa Clara, CA, USA","DFT Engineering, NVIDIA Corp., 2701 San Tomas Expy, Santa Clara, CA 95050, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DFT Engineering, NVIDIA Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]},{"raw_affiliation_string":"DFT Engineering, NVIDIA Corp., 2701 San Tomas Expy, Santa Clara, CA 95050, USA","institution_ids":["https://openalex.org/I1304085615"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019990510","display_name":"Karthikeyan Natarajan","orcid":"https://orcid.org/0000-0001-8018-8602"},"institutions":[{"id":"https://openalex.org/I1304085615","display_name":"Nvidia (United Kingdom)","ror":"https://ror.org/02kr42612","country_code":"GB","type":"company","lineage":["https://openalex.org/I1304085615","https://openalex.org/I4210127875"]},{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Karthikeyan Natarajan","raw_affiliation_strings":["DFT Engineering, NVIDIA Corporation, Santa Clara, CA, USA","DFT Engineering, NVIDIA Corp., 2701 San Tomas Expy, Santa Clara, CA 95050, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DFT Engineering, NVIDIA Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]},{"raw_affiliation_string":"DFT Engineering, NVIDIA Corp., 2701 San Tomas Expy, Santa Clara, CA 95050, USA","institution_ids":["https://openalex.org/I1304085615"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100603035","display_name":"Chunsheng Liu","orcid":"https://orcid.org/0000-0001-7476-7472"},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chunsheng Liu","raw_affiliation_strings":["Test Development, Altera Corporation, San Jose, CA, USA","Test Development, Altera Corp., 101 Innovation Drive, San Jose, CA 95134, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Test Development, Altera Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I22433950"]},{"raw_affiliation_string":"Test Development, Altera Corp., 101 Innovation Drive, San Jose, CA 95134, USA","institution_ids":["https://openalex.org/I22433950"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9501,"has_fulltext":false,"cited_by_count":28,"citation_normalized_percentile":{"value":0.7344859,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"219","last_page":"224"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7433190941810608},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.7006224393844604},{"id":"https://openalex.org/keywords/time-division-multiplexing","display_name":"Time-division multiplexing","score":0.6211906671524048},{"id":"https://openalex.org/keywords/division","display_name":"Division (mathematics)","score":0.6125760674476624},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5731968879699707},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5227918028831482},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5175320506095886},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5092081427574158},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37845999002456665},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0950741171836853}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7433190941810608},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.7006224393844604},{"id":"https://openalex.org/C50661577","wikidata":"https://www.wikidata.org/wiki/Q901831","display_name":"Time-division multiplexing","level":3,"score":0.6211906671524048},{"id":"https://openalex.org/C60798267","wikidata":"https://www.wikidata.org/wiki/Q1226939","display_name":"Division (mathematics)","level":2,"score":0.6125760674476624},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5731968879699707},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5227918028831482},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5175320506095886},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5092081427574158},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37845999002456665},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0950741171836853},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2011.5783724","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2011.5783724","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"29th VLSI Test Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1503570386","https://openalex.org/W1601643892","https://openalex.org/W1627397376","https://openalex.org/W1819876787","https://openalex.org/W1968535406","https://openalex.org/W2104107023","https://openalex.org/W2112420302","https://openalex.org/W2121200165","https://openalex.org/W2130149750","https://openalex.org/W2138549115","https://openalex.org/W2140035276","https://openalex.org/W2165030600"],"related_works":["https://openalex.org/W431360389","https://openalex.org/W1998182654","https://openalex.org/W181065026","https://openalex.org/W2187051616","https://openalex.org/W2111804337","https://openalex.org/W4226230195","https://openalex.org/W1989617274","https://openalex.org/W1994274441","https://openalex.org/W2003701703","https://openalex.org/W2111698590"],"abstract_inverted_index":{"We":[0,34,44],"present":[1],"the":[2,20,40],"design":[3,55],"and":[4,42,57],"implementation":[5],"details":[6],"of":[7,19],"a":[8,36,47],"time-division":[9],"demultiplexing/multiplexing":[10],"based":[11],"scan":[12],"architecture":[13,41],"using":[14],"serializer/deserializer.":[15],"This":[16],"is":[17],"one":[18],"key":[21],"DFT":[22],"features":[23],"implemented":[24],"on":[25,39],"NVIDIA's":[26],"Fermi":[27,68],"family":[28],"GPU":[29],"(Graphic":[30],"Processing":[31],"Unit)":[32],"chips.":[33],"provide":[35],"comprehensive":[37],"description":[38],"specifications.":[43],"also":[45],"depict":[46],"compact":[48],"serializer/deserializer":[49],"module":[50],"design,":[51],"test":[52,58],"timing":[53],"consideration,":[54],"rule":[56],"pattern":[59],"verification.":[60],"Finally,":[61],"we":[62],"show":[63],"silicon":[64],"data":[65],"collected":[66],"from":[67],"GPUs.":[69]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}