{"id":"https://openalex.org/W2138246797","doi":"https://doi.org/10.1109/vts.2010.5469627","title":"Automatic generation of memory built-in self-repair circuits in SOCs for minimizing test time and area cost","display_name":"Automatic generation of memory built-in self-repair circuits in SOCs for minimizing test time and area cost","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2138246797","doi":"https://doi.org/10.1109/vts.2010.5469627","mag":"2138246797"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2010.5469627","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2010.5469627","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 28th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109234824","display_name":"Tsu-Wei Tseng","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsu-Wei Tseng","raw_affiliation_strings":["Advanced Reliable Systems (ARES) Laboratory, Department of Electrical Engineering, National Central University, Jhongli, Taiwan","Advanced Reliable Systems (ARES) Lab., Department of Electrical Engineering, National Central University, Jhongli, Taiwan 320"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Reliable Systems (ARES) Laboratory, Department of Electrical Engineering, National Central University, Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Advanced Reliable Systems (ARES) Lab., Department of Electrical Engineering, National Central University, Jhongli, Taiwan 320","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081576356","display_name":"Chih-Sheng Hou","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Sheng Hou","raw_affiliation_strings":["Advanced Reliable Systems (ARES) Laboratory, Department of Electrical Engineering, National Central University, Jhongli, Taiwan","Advanced Reliable Systems (ARES) Lab., Department of Electrical Engineering, National Central University, Jhongli, Taiwan 320"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Reliable Systems (ARES) Laboratory, Department of Electrical Engineering, National Central University, Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Advanced Reliable Systems (ARES) Lab., Department of Electrical Engineering, National Central University, Jhongli, Taiwan 320","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100741020","display_name":"Jin-Fu Li","orcid":"https://orcid.org/0000-0003-1961-9674"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jin-Fu Li","raw_affiliation_strings":["Advanced Reliable Systems (ARES) Laboratory, Department of Electrical Engineering, National Central University, Jhongli, Taiwan","Advanced Reliable Systems (ARES) Lab., Department of Electrical Engineering, National Central University, Jhongli, Taiwan 320"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Reliable Systems (ARES) Laboratory, Department of Electrical Engineering, National Central University, Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Advanced Reliable Systems (ARES) Lab., Department of Electrical Engineering, National Central University, Jhongli, Taiwan 320","institution_ids":["https://openalex.org/I22265921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I22265921"],"apc_list":null,"apc_paid":null,"fwci":0.7018,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.68693066,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"13","issue":null,"first_page":"21","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.5516610145568848},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5295577645301819},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.48831436038017273},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4827534556388855},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.46552059054374695},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.42805781960487366},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.42615973949432373},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.35228970646858215},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3151426911354065},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15328273177146912}],"concepts":[{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.5516610145568848},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5295577645301819},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.48831436038017273},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4827534556388855},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.46552059054374695},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.42805781960487366},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.42615973949432373},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.35228970646858215},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3151426911354065},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15328273177146912},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2010.5469627","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2010.5469627","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 28th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1563309336","https://openalex.org/W1904762676","https://openalex.org/W1922918362","https://openalex.org/W1973508428","https://openalex.org/W1974850953","https://openalex.org/W1976009011","https://openalex.org/W2005160252","https://openalex.org/W2079486027","https://openalex.org/W2096314285","https://openalex.org/W2098987953","https://openalex.org/W2102136494","https://openalex.org/W2114185924","https://openalex.org/W2114930002","https://openalex.org/W2121938580","https://openalex.org/W2122979515","https://openalex.org/W2124479423","https://openalex.org/W2129780639","https://openalex.org/W2132584944","https://openalex.org/W2132635813","https://openalex.org/W2134822007","https://openalex.org/W2137795611","https://openalex.org/W2155640457","https://openalex.org/W2157130998","https://openalex.org/W2169087039","https://openalex.org/W2171372273","https://openalex.org/W3142145731","https://openalex.org/W4256298596","https://openalex.org/W6651551774","https://openalex.org/W6675581240","https://openalex.org/W6677639902","https://openalex.org/W6679523228"],"related_works":["https://openalex.org/W51919102","https://openalex.org/W2116424179","https://openalex.org/W1527836777","https://openalex.org/W2121694292","https://openalex.org/W2108140302","https://openalex.org/W2099176192","https://openalex.org/W1982569681","https://openalex.org/W2108395592","https://openalex.org/W1814605437","https://openalex.org/W2000140246"],"abstract_inverted_index":{"Built-in":[0],"self-repair":[1],"(BISR)":[2],"techniques":[3],"are":[4,33],"widely":[5],"used":[6],"to":[7],"enhance":[8],"the":[9,70,79,101,104,108,117,128,154,160],"yield":[10],"of":[11,21,23,59,72,78,103,119],"memories":[12,31,109,138],"in":[13,52,89,146],"a":[14,40,53,60,65,113,149],"system-on-chip":[15],"(SOC).":[16],"A":[17],"SOC":[18],"typically":[19],"consists":[20,58],"hundreds":[22],"memories.":[24],"Cost-efficient":[25],"BISR":[26,42,50,80,114,134,151],"schemes":[27],"for":[28,47,69,136],"repairing":[29],"those":[30],"thus":[32],"imperative.":[34],"In":[35,94],"this":[36,95],"paper,":[37,96],"we":[38,98],"propose":[39],"memory":[41,49,66],"automatic":[43],"generation":[44],"(MBAG)":[45],"framework":[46,57],"designing":[48],"circuits":[51,135],"SOC.":[54],"The":[55,82],"MBAG":[56,130],"test":[61,73,83,161],"scheduling":[62,84,122],"engine":[63,68],"and":[64,75,121,159],"grouping":[67,105],"minimization":[71],"time":[74],"area":[76,142],"cost":[77],"circuits.":[81],"algorithm":[85,106],"has":[86],"been":[87],"presented":[88],"our":[90],"previous":[91],"work":[92],"[1].":[93],"therefore,":[97],"focus":[99],"on":[100],"introduction":[102],"determining":[107],"which":[110],"can":[111,131],"share":[112],"circuit":[115],"under":[116],"constraints":[118],"distance":[120,155],"results.":[123],"Simulation":[124],"results":[125],"show":[126],"that":[127,140],"proposed":[129],"generate":[132],"reconfigurable":[133],"20":[137],"such":[139],"50%":[141],"reduction":[143],"is":[144,157,164],"achieved":[145],"comparison":[147],"with":[148],"dedicated":[150],"scheme":[152],"if":[153],"constraint":[156,163],"3mm":[158],"power":[162],"80mW.":[165]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}