{"id":"https://openalex.org/W2061417866","doi":"https://doi.org/10.1109/vts.2010.5469622","title":"Innovative practices session 1C: Innovative practices in RF test","display_name":"Innovative practices session 1C: Innovative practices in RF test","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2061417866","doi":"https://doi.org/10.1109/vts.2010.5469622","mag":"2061417866"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2010.5469622","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2010.5469622","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 28th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028519358","display_name":"Rubin Parekhji","orcid":"https://orcid.org/0009-0000-6625-2786"},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]},{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":true,"raw_author_name":"Rubin Parekhji","raw_affiliation_strings":["Texas Instruments, Inc., Bangalore, India","Texas Instrum., Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc., Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"Texas Instrum., Bangalore, India","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5028519358"],"corresponding_institution_ids":["https://openalex.org/I4210109535","https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"39","last_page":"39"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9800000190734863,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9800000190734863,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10460","display_name":"Electronic Packaging and Soldering Technologies","score":0.9405999779701233,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9293000102043152,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.573939859867096},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5729003548622131},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5564101934432983},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5307868719100952},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5130195021629333},{"id":"https://openalex.org/keywords/instrumentation","display_name":"Instrumentation (computer programming)","score":0.47950536012649536},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.476724773645401},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.473617285490036},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.464865505695343},{"id":"https://openalex.org/keywords/controllability","display_name":"Controllability","score":0.4644679129123688},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.4369286894798279},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.43655261397361755},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.4178794026374817},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37467652559280396},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34690743684768677},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2799782454967499},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.21063655614852905},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.198277086019516},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.1006823182106018}],"concepts":[{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.573939859867096},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5729003548622131},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5564101934432983},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5307868719100952},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5130195021629333},{"id":"https://openalex.org/C118530786","wikidata":"https://www.wikidata.org/wiki/Q1134732","display_name":"Instrumentation (computer programming)","level":2,"score":0.47950536012649536},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.476724773645401},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.473617285490036},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.464865505695343},{"id":"https://openalex.org/C48209547","wikidata":"https://www.wikidata.org/wiki/Q1331104","display_name":"Controllability","level":2,"score":0.4644679129123688},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.4369286894798279},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.43655261397361755},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.4178794026374817},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37467652559280396},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34690743684768677},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2799782454967499},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.21063655614852905},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.198277086019516},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.1006823182106018},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2010.5469622","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2010.5469622","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 28th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5099999904632568,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2157212570","https://openalex.org/W2543176856","https://openalex.org/W1897203488","https://openalex.org/W2764440971","https://openalex.org/W2616892825","https://openalex.org/W2155285526","https://openalex.org/W2128579103","https://openalex.org/W4247344346","https://openalex.org/W2099425240","https://openalex.org/W2109999133"],"abstract_inverted_index":{"Test":[0],"costs":[1,46,60],"continue":[2],"to":[3,27,43,47,55,84,108,132,167,228],"rise":[4],"as":[5],"designs":[6],"become":[7,21,33,63],"more":[8,22,210],"complex,":[9],"the":[10,16,59,122,134,142,170,175,179,194,246],"controllability":[11,111],"and":[12,30,41,76,112,125,160,206],"observability":[13,113],"points":[14],"at":[15,169,173],"chip":[17,188],"boundary":[18],"reduce,":[19],"defects":[20],"subtle":[23],"making":[24],"it":[25,213],"harder":[26],"detect":[28],"them,":[29],"reliability":[31],"requirements":[32],"stringent.":[34],"While":[35,201],"several":[36,253],"techniques":[37,103],"have":[38,67,81,90,106,127,145,150,257],"been":[39,82,129,260],"developed":[40],"deployed":[42],"contain":[44],"test":[45,71,86,205,251],"remain":[48],"within":[49],"acceptable":[50],"limits,":[51],"new":[52,254],"technologies":[53],"tend":[54],"generate":[56],"excursions":[57],"where":[58],"once":[61],"again":[62],"prominent.":[64],"Digital":[65],"circuits":[66,89,235,244],"benefitted":[68],"from":[69],"structured":[70],"methodologies":[72],"(involving":[73],"DFT,":[74],"ATPG":[75],"BIST)":[77],"wherein":[78],"different":[79],"optimizations":[80],"incorporated":[83],"reduce":[85],"costs.":[87],"Analog":[88],"also":[91,128],"received":[92],"wide":[93],"attention":[94],"due":[95,166],"increasing":[96],"analog":[97,123,137,241],"content":[98],"in":[99,186,245],"today's":[100],"chips.":[101],"DFT":[102],"for":[104,198,204],"them":[105],"evolved":[107],"provide":[109],"additional":[110,115],"through":[114],"on-chip":[116,202],"/":[117,242],"off-chip":[118],"instrumentation.":[119],"Digitization":[120],"of":[121,136,240],"stimuli":[124,159],"response":[126,161],"considered":[130],"adequate":[131],"ascertain":[133],"correctness":[135],"circuits.":[138],"RF":[139,184,234],"circuits,":[140],"on":[141],"other":[143],"hand,":[144],"a":[146,187],"few":[147],"characteristics":[148],"which":[149,174,256],"rendered":[151],"such":[152],"simplification":[153],"so":[154],"far":[155],"inadequate.":[156],"(i)":[157],"The":[158],"can":[162],"be":[163],"greatly":[164],"deformed":[165],"attenuation":[168],"high":[171,247],"frequencies":[172],"transmission":[176],"occurs":[177],"over":[178],"tester":[180],"channels.":[181],"(ii)":[182],"Multiple":[183],"modules":[185],"cause":[189],"further":[190],"interference,":[191],"thereby":[192],"impairing":[193],"measurement":[195,207],"resolution":[196],"attainable":[197],"test.":[199],"(iii)":[200],"instrumentation":[203],"is":[208,219],"even":[209],"important,":[211],"providing":[212],"itself":[214],"largely":[215],"uneconomical.":[216],"(iv)":[217],"There":[218],"virtually":[220],"little":[221],"automation":[222],"(EDA":[223],"tools,":[224],"etc.)":[225],"available":[226],"today":[227],"address":[229],"these":[230],"issues.":[231],"Hence,":[232],"though":[233],"are":[236],"just":[237],"an":[238],"extension":[239],"mixed-signal":[243],"frequency":[248],"range,":[249],"their":[250],"poses":[252],"challenges,":[255],"hitherto":[258],"not":[259],"adequately":[261],"solved.":[262]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}