{"id":"https://openalex.org/W2105017305","doi":"https://doi.org/10.1109/vts.2010.5469619","title":"A novel hybrid method for SDD pattern grading and selection","display_name":"A novel hybrid method for SDD pattern grading and selection","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2105017305","doi":"https://doi.org/10.1109/vts.2010.5469619","mag":"2105017305"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2010.5469619","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2010.5469619","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 28th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101499823","display_name":"Ke Peng","orcid":"https://orcid.org/0000-0002-4972-6457"},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ke Peng","raw_affiliation_strings":["ECE Department, University of Connecticut, USA","ECE Dept, University of Connecticut,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, University of Connecticut, USA","institution_ids":["https://openalex.org/I140172145"]},{"raw_affiliation_string":"ECE Dept, University of Connecticut,","institution_ids":["https://openalex.org/I140172145"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008352503","display_name":"Jason Thibodeau","orcid":"https://orcid.org/0000-0002-2529-8494"},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason Thibodeau","raw_affiliation_strings":["ECE Department, University of Connecticut, USA","ECE Dept, University of Connecticut,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, University of Connecticut, USA","institution_ids":["https://openalex.org/I140172145"]},{"raw_affiliation_string":"ECE Dept, University of Connecticut,","institution_ids":["https://openalex.org/I140172145"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103565629","display_name":"Mahmut Yilmaz","orcid":null},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]},{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"Mahmut Yilmaz","raw_affiliation_strings":["Advanced Micro Devices, Inc., Sunnyvale, CA, USA","[Advanced Micro Devices, Inc., Sunnyvale, California]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"[Advanced Micro Devices, Inc., Sunnyvale, California]","institution_ids":["https://openalex.org/I1311921367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033880864","display_name":"Krishnendu Chakrabarty","orcid":"https://orcid.org/0000-0003-4475-6435"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishnendu Chakrabarty","raw_affiliation_strings":["ECE Department, Duke University, USA","[ECE Department, Duke University]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, Duke University, USA","institution_ids":["https://openalex.org/I170897317"]},{"raw_affiliation_string":"[ECE Department, Duke University]","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113697198","display_name":"Mohammad Tehranipoor","orcid":null},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammad Tehranipoor","raw_affiliation_strings":["ECE Department, University of Connecticut, USA","ECE Dept, University of Connecticut,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, University of Connecticut, USA","institution_ids":["https://openalex.org/I140172145"]},{"raw_affiliation_string":"ECE Dept, University of Connecticut,","institution_ids":["https://openalex.org/I140172145"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.7953,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.93782528,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8348536491394043},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7305878400802612},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5604690313339233},{"id":"https://openalex.org/keywords/grading","display_name":"Grading (engineering)","score":0.5252489447593689},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4006827175617218},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3818197250366211},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.35159236192703247},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3201843500137329},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12382501363754272},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.10564205050468445}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8348536491394043},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7305878400802612},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5604690313339233},{"id":"https://openalex.org/C2777286243","wikidata":"https://www.wikidata.org/wiki/Q5591926","display_name":"Grading (engineering)","level":2,"score":0.5252489447593689},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4006827175617218},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3818197250366211},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.35159236192703247},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3201843500137329},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12382501363754272},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.10564205050468445},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C147176958","wikidata":"https://www.wikidata.org/wiki/Q77590","display_name":"Civil engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2010.5469619","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2010.5469619","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 28th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2096437225","https://openalex.org/W2101278273","https://openalex.org/W2103935412","https://openalex.org/W2108103162","https://openalex.org/W2119826888","https://openalex.org/W2124025609","https://openalex.org/W2127774081","https://openalex.org/W2151275401","https://openalex.org/W2151628041","https://openalex.org/W2162139917","https://openalex.org/W2166294071"],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W2913077774","https://openalex.org/W2021253405","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W1986228509","https://openalex.org/W2147400189","https://openalex.org/W2340957901","https://openalex.org/W1991935474","https://openalex.org/W2786111245"],"abstract_inverted_index":{"Small-delay":[0],"defects":[1],"(SDDs)":[2],"have":[3,37],"become":[4],"a":[5,55,81,99,142,158],"major":[6],"concern":[7],"in":[8,21,42,61,66,97],"nanometer":[9],"technology":[10],"designs.":[11],"Traditional":[12],"timing-unaware":[13],"transition-delay":[14],"fault":[15,101,120],"(TDF)":[16],"ATPGs":[17],"are":[18],"not":[19],"efficient":[20],"detecting":[22,67,98],"SDDs":[23,68],"since":[24],"they":[25],"tend":[26],"to":[27,40,117,157],"detect":[28],"delay":[29,100],"faults":[30],"via":[31],"shorter":[32],"paths.":[33,106],"Timing-aware":[34],"ATPG":[35,90,109,161],"tools":[36],"been":[38],"proven":[39],"result":[41],"significantly":[43],"large":[44,82],"CPU":[45,154],"runtime":[46,155],"and":[47,69,91,115,137,153],"pattern":[48,113,151],"count.":[49],"In":[50],"this":[51],"paper,":[52],"we":[53],"present":[54],"hybrid":[56,133],"procedure":[57,77],"that":[58,130],"grades":[59],"patterns":[60,85],"terms":[62],"of":[63,84,94,145],"their":[64],"effectiveness":[65],"selects":[70],"the":[71],"most":[72],"effective":[73],"ones.":[74],"The":[75],"grading":[76,114],"is":[78,110,125,135],"performed":[79,111],"on":[80],"repository":[83],"generated":[86],"by":[87],"n-detect":[88,95],"TDF":[89,108],"takes":[92],"advantage":[93],"capability":[96],"n":[102],"times":[103],"from":[104],"different":[105],"1-detect":[107],"after":[112],"selection":[116],"ensure":[118],"same":[119],"coverage":[121],"as":[122],"timingaware":[123],"ATPG's":[124],"obtained.":[126],"Experimental":[127],"results":[128],"demonstrate":[129],"our":[131],"proposed":[132],"method":[134],"fast":[136],"efficient;":[138],"it":[139],"can":[140],"sensitize":[141],"greater":[143],"number":[144],"longer":[146],"paths":[147],"with":[148],"much":[149],"lower":[150],"count":[152],"compared":[156],"commercial":[159],"timing-aware":[160],"tool.":[162]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}