{"id":"https://openalex.org/W1992910892","doi":"https://doi.org/10.1109/vts.2010.5469607","title":"Low-power test planning for arbitrary at-speed delay-test clock schemes","display_name":"Low-power test planning for arbitrary at-speed delay-test clock schemes","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W1992910892","doi":"https://doi.org/10.1109/vts.2010.5469607","mag":"1992910892"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2010.5469607","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2010.5469607","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 28th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019448924","display_name":"Christian G. Zoellin","orcid":null},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Christian G. Zoellin","raw_affiliation_strings":["University of Stuttgart, Stuttgart, Germany","University of Stuttgart, Pfaffenwaldring 47, D-70569 Stuttgart, Germany"],"affiliations":[{"raw_affiliation_string":"University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"University of Stuttgart, Pfaffenwaldring 47, D-70569 Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008775226","display_name":"Hans-Joachim Wunderlich","orcid":"https://orcid.org/0000-0003-4536-8290"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hans-Joachim Wunderlich","raw_affiliation_strings":["University of Stuttgart, Stuttgart, Germany","University of Stuttgart, Pfaffenwaldring 47, D-70569 Stuttgart, Germany"],"affiliations":[{"raw_affiliation_string":"University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"University of Stuttgart, Pfaffenwaldring 47, D-70569 Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5019448924"],"corresponding_institution_ids":["https://openalex.org/I100066346"],"apc_list":null,"apc_paid":null,"fwci":0.7574,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.72006322,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"93","last_page":"98"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7491341829299927},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7310087084770203},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6914702653884888},{"id":"https://openalex.org/keywords/initialization","display_name":"Initialization","score":0.633779764175415},{"id":"https://openalex.org/keywords/test-plan","display_name":"Test plan","score":0.6083552837371826},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5561931133270264},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.5032231211662292},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.48975467681884766},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.48574739694595337},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.482199102640152},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4758740961551666},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4556886851787567},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.42507120966911316},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.4202266335487366},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.41954970359802246},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4108213782310486},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34883010387420654},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.33722591400146484},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2785438001155853},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2438829243183136},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2108510136604309},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.16428983211517334},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12411540746688843},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12381133437156677},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08668097853660583},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08567145466804504}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7491341829299927},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7310087084770203},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6914702653884888},{"id":"https://openalex.org/C114466953","wikidata":"https://www.wikidata.org/wiki/Q6034165","display_name":"Initialization","level":2,"score":0.633779764175415},{"id":"https://openalex.org/C12148698","wikidata":"https://www.wikidata.org/wiki/Q364651","display_name":"Test plan","level":3,"score":0.6083552837371826},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5561931133270264},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.5032231211662292},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.48975467681884766},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.48574739694595337},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.482199102640152},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4758740961551666},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4556886851787567},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.42507120966911316},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.4202266335487366},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.41954970359802246},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4108213782310486},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34883010387420654},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.33722591400146484},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2785438001155853},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2438829243183136},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2108510136604309},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.16428983211517334},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12411540746688843},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12381133437156677},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08668097853660583},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08567145466804504},{"id":"https://openalex.org/C173291955","wikidata":"https://www.wikidata.org/wiki/Q732332","display_name":"Weibull distribution","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/vts.2010.5469607","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2010.5469607","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 28th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.177.8174","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.177.8174","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ra.informatik.uni-stuttgart.de/research/publications/papers/conferences/2010/VTS_ZoellinW2010.pdf","raw_type":"text"},{"id":"pmh:oai:informatik.uni-stuttgart.de:INPROC-2010-62","is_oa":false,"landing_page_url":"http://www2.informatik.uni-stuttgart.de/cgi-bin/NCSTRL/NCSTRL_view.pl?id=INPROC-2010-62&engl=1","pdf_url":null,"source":{"id":"https://openalex.org/S4306401306","display_name":"Fachbereich Informatik (University of Stuttgart)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I100066346","host_organization_name":"University of Stuttgart","host_organization_lineage":["https://openalex.org/I100066346"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"\\n            In: IEEE Computer Society (ed.): IEEE VLSI Test Conference (VTS);\\n            Santa Cruz, CA, USA; April 18 - 21, 2010, pp. 380-385\\n          ","raw_type":"Text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities","score":0.5699999928474426}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":49,"referenced_works":["https://openalex.org/W197391467","https://openalex.org/W1568407911","https://openalex.org/W1914799182","https://openalex.org/W1966348745","https://openalex.org/W1980985044","https://openalex.org/W1998197074","https://openalex.org/W2020550579","https://openalex.org/W2069246068","https://openalex.org/W2080510479","https://openalex.org/W2096146619","https://openalex.org/W2096486545","https://openalex.org/W2099767303","https://openalex.org/W2106412869","https://openalex.org/W2110232289","https://openalex.org/W2111045021","https://openalex.org/W2111064389","https://openalex.org/W2111667834","https://openalex.org/W2113524639","https://openalex.org/W2116874325","https://openalex.org/W2118966417","https://openalex.org/W2119691242","https://openalex.org/W2121921058","https://openalex.org/W2125424164","https://openalex.org/W2125792382","https://openalex.org/W2126641963","https://openalex.org/W2130183347","https://openalex.org/W2132881562","https://openalex.org/W2136680550","https://openalex.org/W2139356796","https://openalex.org/W2144817027","https://openalex.org/W2148271311","https://openalex.org/W2149681958","https://openalex.org/W2155936784","https://openalex.org/W2164754947","https://openalex.org/W2166163625","https://openalex.org/W2170093219","https://openalex.org/W2226569284","https://openalex.org/W2888824071","https://openalex.org/W3035062237","https://openalex.org/W3149373195","https://openalex.org/W3210820645","https://openalex.org/W4239736518","https://openalex.org/W4240724929","https://openalex.org/W6607990715","https://openalex.org/W6641769569","https://openalex.org/W6677113358","https://openalex.org/W6680497249","https://openalex.org/W6682052381","https://openalex.org/W6689288713"],"related_works":["https://openalex.org/W29481652","https://openalex.org/W4248668797","https://openalex.org/W2110968362","https://openalex.org/W4238178324","https://openalex.org/W3141297747","https://openalex.org/W2106889348","https://openalex.org/W2111485030","https://openalex.org/W4390345338","https://openalex.org/W96064250","https://openalex.org/W2884916459"],"abstract_inverted_index":{"High":[0],"delay-fault":[1],"coverage":[2],"requires":[3],"rather":[4,82],"sophisticated":[5],"clocking":[6,20,85],"schemes":[7,21,86],"in":[8],"test":[9,25,48,84,93],"mode,":[10],"which":[11],"usually":[12],"combine":[13],"launch-on-shift":[14],"and":[15,32],"launch-on-capture":[16],"strategies.":[17],"These":[18],"complex":[19,83],"make":[22],"low":[23,66,91],"power":[24,67,92],"planning":[26,49],"more":[27],"difficult":[28],"as":[29],"initialization,":[30],"justification":[31],"propagation":[33],"require":[34],"multiple":[35],"clock":[36],"cycles.":[37],"This":[38],"paper":[39],"describes":[40],"a":[41,52,74],"unified":[42],"method":[43],"to":[44,51,61,88],"map":[45],"the":[46],"sequential":[47],"problem":[50],"combinational":[53,57],"circuit":[54],"representation.":[55],"The":[56],"representation":[58],"is":[59],"subject":[60],"known":[62],"algorithms":[63],"for":[64,73],"efficient":[65,90],"built-in":[68],"self-test":[69],"planning.":[70],"Experimental":[71],"results":[72],"set":[75],"of":[76],"industrial":[77],"circuits":[78],"show":[79],"that":[80],"even":[81],"lead":[87],"an":[89],"plan.":[94]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}