{"id":"https://openalex.org/W2142258337","doi":"https://doi.org/10.1109/vts.2002.1011178","title":"Reducing time to volume and time to market: is silicon debug and diagnosis the answer ?","display_name":"Reducing time to volume and time to market: is silicon debug and diagnosis the answer ?","publication_year":2005,"publication_date":"2005-08-24","ids":{"openalex":"https://openalex.org/W2142258337","doi":"https://doi.org/10.1109/vts.2002.1011178","mag":"2142258337"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2002.1011178","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2002.1011178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042908608","display_name":"Mike Ricchetti","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Ricchetti","raw_affiliation_strings":["Intellitech, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intellitech, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017532438","display_name":"Fidel Muradali","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"F. Muradali","raw_affiliation_strings":["Agilent EEsof EDA, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Agilent EEsof EDA, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008861550","display_name":"Bart Vermeulen","orcid":"https://orcid.org/0000-0002-1161-314X"},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"B. Vermeulen","raw_affiliation_strings":["Philips CFT, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Philips CFT, Netherlands","institution_ids":["https://openalex.org/I4210122849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089913302","display_name":"Bulent I. Dervisoglu","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Dervisoglu","raw_affiliation_strings":["Cadence, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050929216","display_name":"Bob Gottlieb","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Gottlieb","raw_affiliation_strings":["Intel Corporation, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017691247","display_name":"B. Koenemann","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Koenemann","raw_affiliation_strings":["IBM, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM, USA","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109257155","display_name":"CJ Clark","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.J. Clark","raw_affiliation_strings":["Intellitech, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intellitech, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20113232,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"445","last_page":"445"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9883999824523926,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12111","display_name":"Industrial Vision Systems and Defect Detection","score":0.9617999792098999,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7875360250473022},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.6597077250480652},{"id":"https://openalex.org/keywords/volume","display_name":"Volume (thermodynamics)","score":0.6501410603523254},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.5255005359649658},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5130339860916138},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.1593778133392334},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.14489367604255676},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11821943521499634},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07778698205947876}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7875360250473022},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.6597077250480652},{"id":"https://openalex.org/C20556612","wikidata":"https://www.wikidata.org/wiki/Q4469374","display_name":"Volume (thermodynamics)","level":2,"score":0.6501410603523254},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.5255005359649658},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5130339860916138},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.1593778133392334},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.14489367604255676},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11821943521499634},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07778698205947876},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2002.1011178","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2002.1011178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W2611067230","https://openalex.org/W2155788121","https://openalex.org/W4235469518","https://openalex.org/W2387706296","https://openalex.org/W2480201319","https://openalex.org/W2294325978"],"abstract_inverted_index":{"Advances":[0],"in":[1],"semiconductor":[2],"technology":[3],"and":[4,27,42,49],"design":[5,36,54],"automation,":[6],"together":[7],"with":[8,21],"increased":[9],"market":[10],"competition,":[11],"have":[12],"driven":[13],"engineers":[14],"to":[15],"achieve":[16],"higher":[17],"levels":[18],"of":[19,37],"integration,":[20],"shortened":[22],"development":[23],"cycles.":[24],"Consequently,":[25],"verification":[26],"analysis":[28],"are":[29],"becoming":[30],"a":[31],"major":[32],"bottleneck":[33],"for":[34],"timely":[35],"complex":[38],"systems.":[39],"The":[40],"panelists":[41],"the":[43,53],"audience":[44],"will":[45],"explore":[46],"silicon":[47],"debug":[48],"its":[50],"impact":[51],"on":[52],"cycle.":[55]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}