{"id":"https://openalex.org/W2998546469","doi":"https://doi.org/10.1109/vts.2002.1011142","title":"Instruction-based self-testing of processor cores","display_name":"Instruction-based self-testing of processor cores","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2998546469","doi":"https://doi.org/10.1109/vts.2002.1011142","mag":"2998546469"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2002.1011142","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2002.1011142","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004548184","display_name":"N. Kranitis","orcid":"https://orcid.org/0000-0002-0521-4433"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"N. Kranitis","raw_affiliation_strings":["Department of Informatics, University of Athens (NKUA), Greece"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, University of Athens (NKUA), Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007119083","display_name":"Dimitris Gizopoulos","orcid":"https://orcid.org/0000-0002-1613-9061"},"institutions":[{"id":"https://openalex.org/I154757721","display_name":"University of Piraeus","ror":"https://ror.org/02qs84g94","country_code":"GR","type":"education","lineage":["https://openalex.org/I154757721"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"D. Gizopoulos","raw_affiliation_strings":["Department of Informatics, University of Piraeus, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, University of Piraeus, Greece","institution_ids":["https://openalex.org/I154757721"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087973205","display_name":"A. Paschalis","orcid":"https://orcid.org/0000-0002-6236-4227"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"A. Paschalis","raw_affiliation_strings":["Department of Informatics, University of Athens (NKUA), Greece"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, University of Athens (NKUA), Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108606295","display_name":"Y. Zorian","orcid":null},"institutions":[{"id":"https://openalex.org/I204086833","display_name":"Cirrus Logic (United States)","ror":"https://ror.org/05t96az61","country_code":"US","type":"company","lineage":["https://openalex.org/I204086833"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Y. Zorian","raw_affiliation_strings":["Logic Vision, Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Logic Vision, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I204086833"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5004548184"],"corresponding_institution_ids":["https://openalex.org/I200777214"],"apc_list":null,"apc_paid":null,"fwci":3.7139,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":{"value":0.93498597,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"223","last_page":"228"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7998945713043213},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5936697721481323},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5807658433914185},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5529327392578125},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5400266647338867},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.5338595509529114},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.4981818199157715},{"id":"https://openalex.org/keywords/accumulator","display_name":"Accumulator (cryptography)","score":0.46345943212509155},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.45572346448898315},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.445556640625},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.437668114900589},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40761616826057434},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3988623023033142},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.3770435154438019},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.2638934850692749},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22495236992835999},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1940045952796936},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.1357368528842926},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12660598754882812},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.09481257200241089}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7998945713043213},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5936697721481323},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5807658433914185},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5529327392578125},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5400266647338867},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.5338595509529114},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.4981818199157715},{"id":"https://openalex.org/C2078106","wikidata":"https://www.wikidata.org/wiki/Q14906620","display_name":"Accumulator (cryptography)","level":2,"score":0.46345943212509155},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.45572346448898315},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.445556640625},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.437668114900589},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40761616826057434},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3988623023033142},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.3770435154438019},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2638934850692749},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22495236992835999},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1940045952796936},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.1357368528842926},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12660598754882812},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.09481257200241089},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vts.2002.1011142","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2002.1011142","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.491.9825","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.491.9825","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://dscal.di.uoa.gr/UserFiles/File/Papers/01011142_VTS02.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1524490503","https://openalex.org/W2111785162","https://openalex.org/W2115795793","https://openalex.org/W2131846601","https://openalex.org/W4240141845","https://openalex.org/W4244483404","https://openalex.org/W4247903400","https://openalex.org/W6631793748","https://openalex.org/W6676649663"],"related_works":["https://openalex.org/W2047885859","https://openalex.org/W2104456922","https://openalex.org/W2539200741","https://openalex.org/W2540018280","https://openalex.org/W1537419803","https://openalex.org/W2036206036","https://openalex.org/W2141799201","https://openalex.org/W2111412181","https://openalex.org/W2101005180","https://openalex.org/W1552591294"],"abstract_inverted_index":{"Instruction-based":[0],"self-testing":[1,42],"of":[2,47,74,97],"embedded":[3,25],"processor":[4,40,61,111],"cores":[5],"provides":[6],"an":[7,95],"excellent":[8],"technique":[9],"for":[10,15,39,110],"balancing":[11],"the":[12,45,88],"testing":[13],"effort":[14,77],"complex":[16],"Systems-on-Chip":[17],"(SoC)":[18],"between":[19],"slow,":[20],"inexpensive":[21],"external":[22],"testers":[23],"and":[24,52,78,84],"code":[26,82],"stored":[27],"in":[28,72],"memory":[29,85],"cores.":[30],"In":[31],"this":[32],"paper":[33],"we":[34],"apply":[35],"our":[36,68],"efficient":[37],"methodology":[38,69,109],"core":[41,62,112],"based":[43],"on":[44,57],"knowledge":[46],"its":[48],"instruction":[49],"set":[50],"architecture":[51],"register":[53],"transfer":[54],"level":[55],"description":[56],"a":[58,105],"common":[59],"accumulator-based":[60],"benchmark":[63],"We":[64],"also":[65],"demonstrate":[66],"that":[67],"is":[70,92],"superior":[71],"terms":[73],"test":[75,100],"development":[76],"has":[79],"significantly":[80],"smaller":[81,99],"size":[83],"requirements,":[86],"while":[87],"same":[89],"fault":[90],"coverage":[91],"achieved":[93],"with":[94,104],"order":[96],"magnitude":[98],"application":[101],"time":[102],"compared":[103],"recently":[106],"published":[107],"structural":[108],"self-testing.":[113]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":4}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}