{"id":"https://openalex.org/W1561340446","doi":"https://doi.org/10.1109/vts.2002.1011134","title":"Analog and mixed signal BIST: too much, too little, too late? [panel session]","display_name":"Analog and mixed signal BIST: too much, too little, too late? [panel session]","publication_year":2002,"publication_date":"2002-01-01","ids":{"openalex":"https://openalex.org/W1561340446","doi":"https://doi.org/10.1109/vts.2002.1011134","mag":"1561340446"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2002.1011134","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2002.1011134","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109868724","display_name":"W. DeWilkins","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W. DeWilkins","raw_affiliation_strings":["National Semiconductor","National Semiconductor#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Semiconductor","institution_ids":[]},{"raw_affiliation_string":"National Semiconductor#TAB#","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048544540","display_name":"Barry Baril","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B. Baril","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047798115","display_name":"Adam Osseiran","orcid":"https://orcid.org/0000-0001-9611-9345"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Osseiran","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017532438","display_name":"Fidel Muradali","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"F. Muradali","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109341425","display_name":"S. Tabatabaei","orcid":"https://orcid.org/0009-0007-2632-9364"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Tabatabaei","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029747897","display_name":"K. Posse","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Posse","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5017819440","display_name":"Lee Song","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lee Song","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"175","last_page":"175"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.986299991607666,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.699439525604248},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5634445548057556},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5418577194213867},{"id":"https://openalex.org/keywords/panel-discussion","display_name":"Panel discussion","score":0.5193820595741272},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5029909014701843},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4328274130821228},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4232354760169983},{"id":"https://openalex.org/keywords/ask-price","display_name":"Ask price","score":0.420754611492157},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29961466789245605},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2625943124294281},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2364613115787506},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.21252000331878662},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18129733204841614}],"concepts":[{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.699439525604248},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5634445548057556},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5418577194213867},{"id":"https://openalex.org/C2781433648","wikidata":"https://www.wikidata.org/wiki/Q2100278","display_name":"Panel discussion","level":2,"score":0.5193820595741272},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5029909014701843},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4328274130821228},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4232354760169983},{"id":"https://openalex.org/C90329073","wikidata":"https://www.wikidata.org/wiki/Q914232","display_name":"Ask price","level":2,"score":0.420754611492157},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29961466789245605},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2625943124294281},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2364613115787506},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.21252000331878662},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18129733204841614},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C136264566","wikidata":"https://www.wikidata.org/wiki/Q159810","display_name":"Economy","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2002.1011134","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2002.1011134","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1991465945","https://openalex.org/W1646128378","https://openalex.org/W2149724644","https://openalex.org/W1909129617","https://openalex.org/W2144814304","https://openalex.org/W2397378090","https://openalex.org/W2123664180","https://openalex.org/W1580058787","https://openalex.org/W2115695591","https://openalex.org/W4244742761"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given,":[3],"as":[4,114,116],"follows.":[5],"This":[6],"is":[7],"a":[8,37],"special":[9],"interactive":[10],"panel":[11,15,33,79],"for":[12,75,101],"discussion":[13,49,102],"between":[14],"members":[16,34],"and":[17,44,63,70,94],"the":[18,21,55,78,121],"audience":[19,56,82],"around":[20],"latest":[22],"analog":[23,106],"&":[24,89,111,118],"mixed":[25],"signal":[26],"BIST":[27,107,122],"(built-in":[28],"self":[29],"test)":[30],"techniques.":[31],"The":[32,48],"will":[35,50],"give":[36],"short":[38],"introduction":[39],"of":[40,120],"their":[41,68],"back":[42],"rounds":[43],"involvements":[45],"with":[46,72],"BIST.":[47,98],"be":[51],"opened":[52],"up":[53],"to":[54,57,66],"ask":[58],"questions,":[59],"propose":[60],"new":[61],"ideas":[62],"methods,":[64],"or":[65,80],"relate":[67],"success":[69],"failures":[71],"Analog":[73],"BIST,":[74],"comment":[76],"by":[77],"other":[81],"members.":[83],"Topics":[84],"could":[85,103],"include":[86,104],"Converter":[87],"(A/D":[88],"D/A),":[90],"phase-locked":[91],"loops":[92],"(PLLs),":[93],"high-speed":[95],"inpu/output":[96],"(I/O)":[97],"Additional":[99],"topics":[100],"future":[105],"blocks":[108],"needed,":[109],"development":[110],"implementation":[112],"barriers,":[113],"well":[115],"verification":[117],"correlation":[119],"Cores.":[123]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}