{"id":"https://openalex.org/W2102168889","doi":"https://doi.org/10.1109/vts.2002.1011129","title":"Test power reduction through minimization of scan chain transitions","display_name":"Test power reduction through minimization of scan chain transitions","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2102168889","doi":"https://doi.org/10.1109/vts.2002.1011129","mag":"2102168889"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2002.1011129","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2002.1011129","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059987567","display_name":"Ozgur Sinanoglu","orcid":"https://orcid.org/0000-0003-0782-0397"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"O. Sinanoglu","raw_affiliation_strings":["Computer Science and Engineering Department, University of California, San Diego, CA, USA","[Dept. of Comput. Sci. & Eng., California Univ., San Diego, La Jolla, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering Department, University of California, San Diego, CA, USA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"[Dept. of Comput. Sci. & Eng., California Univ., San Diego, La Jolla, CA, USA]","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024209595","display_name":"I. Bayraktaroglu","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I. Bayraktaroglu","raw_affiliation_strings":["Computer Science and Engineering Department, University of California, San Diego, CA, USA","[Dept. of Comput. Sci. & Eng., California Univ., San Diego, La Jolla, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering Department, University of California, San Diego, CA, USA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"[Dept. of Comput. Sci. & Eng., California Univ., San Diego, La Jolla, CA, USA]","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006811625","display_name":"Alex Orailo\u011flu","orcid":"https://orcid.org/0000-0002-6104-3923"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Orailoglu","raw_affiliation_strings":["Computer Science and Engineering Department, University of California, San Diego, CA, USA","[Dept. of Comput. Sci. & Eng., California Univ., San Diego, La Jolla, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering Department, University of California, San Diego, CA, USA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"[Dept. of Comput. Sci. & Eng., California Univ., San Diego, La Jolla, CA, USA]","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5059987567"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":6.7917,"has_fulltext":false,"cited_by_count":67,"citation_normalized_percentile":{"value":0.97165124,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"166","last_page":"171"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9807000160217285,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.9068750143051147},{"id":"https://openalex.org/keywords/test-vector","display_name":"Test vector","score":0.8050202131271362},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6764825582504272},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.6489911675453186},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6268681883811951},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.6151022911071777},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.5691243410110474},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5668604969978333},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4956432580947876},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.48506155610084534},{"id":"https://openalex.org/keywords/chain","display_name":"Chain (unit)","score":0.47467708587646484},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.47370120882987976},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.45621955394744873},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43695682287216187},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.43330925703048706},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.37342432141304016},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.25290536880493164},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.24473914504051208},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19175609946250916},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1815737783908844},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12834590673446655},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10493183135986328},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.07792416214942932}],"concepts":[{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.9068750143051147},{"id":"https://openalex.org/C100767440","wikidata":"https://www.wikidata.org/wiki/Q7705816","display_name":"Test vector","level":3,"score":0.8050202131271362},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6764825582504272},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.6489911675453186},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6268681883811951},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.6151022911071777},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.5691243410110474},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5668604969978333},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4956432580947876},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.48506155610084534},{"id":"https://openalex.org/C199185054","wikidata":"https://www.wikidata.org/wiki/Q552299","display_name":"Chain (unit)","level":2,"score":0.47467708587646484},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.47370120882987976},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.45621955394744873},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43695682287216187},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.43330925703048706},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.37342432141304016},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.25290536880493164},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.24473914504051208},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19175609946250916},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1815737783908844},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12834590673446655},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10493183135986328},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.07792416214942932},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C1276947","wikidata":"https://www.wikidata.org/wiki/Q333","display_name":"Astronomy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2002.1011129","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2002.1011129","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4399999976158142,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1660272255","https://openalex.org/W2001352955","https://openalex.org/W2080510479","https://openalex.org/W2106303764","https://openalex.org/W2120246395","https://openalex.org/W2126641963","https://openalex.org/W2126693329","https://openalex.org/W2152406824","https://openalex.org/W2587271961","https://openalex.org/W6636974747","https://openalex.org/W6650828817","https://openalex.org/W6678797189"],"related_works":["https://openalex.org/W2074302528","https://openalex.org/W2147986372","https://openalex.org/W3088373974","https://openalex.org/W2019719714","https://openalex.org/W1979305473","https://openalex.org/W3109020709","https://openalex.org/W2044021627","https://openalex.org/W2154314512","https://openalex.org/W2134369540","https://openalex.org/W4253246424"],"abstract_inverted_index":{"Parallel":[0],"test":[1,8,25,62,105],"application":[2],"helps":[3],"reduce":[4,57],"the":[5,33,52,61,87,92,101,109],"otherwise":[6],"considerable":[7],"times":[9],"in":[10,32,37,51,104],"SOCs;":[11],"yet":[12],"its":[13],"applicability":[14],"is":[15,83],"limited":[16],"by":[17],"average":[18],"and":[19,89],"peak":[20],"power":[21,106],"considerations.":[22],"The":[23,97],"typical":[24],"vector":[26,63],"loading":[27,60],"techniques":[28],"result":[29],"infrequent":[30],"transitions":[31,58],"scan":[34,53,70],"chain,":[35],"which":[36],"turn":[38],"reflect":[39],"into":[40],"significant":[41,102],"levels":[42],"of":[43,49,91],"circuit":[44],"switching":[45],"unnecessarily.":[46],"Judicious":[47],"utilization":[48],"logic":[50,93],"chain":[54,71],"can":[55],"help":[56],"while":[59],"needed.":[64],"No":[65],"performance":[66],"degradation":[67],"ensues":[68],"as":[69],"modifications":[72],"have":[73],"no":[74],"impact":[75],"on":[76],"functional":[77],"execution.":[78],"A":[79],"computationally":[80],"efficient":[81],"scheme":[82],"proposed":[84,110],"to":[85,94],"identify,":[86],"location":[88],"type":[90],"be":[95],"inserted.":[96],"experimental":[98],"results":[99],"confirm":[100],"reductions":[103],"possible":[107],"under":[108],"scheme.":[111]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}