{"id":"https://openalex.org/W2145115339","doi":"https://doi.org/10.1109/vts.2002.1011120","title":"Spectrum-based BIST in complex SOCs","display_name":"Spectrum-based BIST in complex SOCs","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2145115339","doi":"https://doi.org/10.1109/vts.2002.1011120","mag":"2145115339"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2002.1011120","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2002.1011120","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048303548","display_name":"G. Kasturirangan","orcid":null},"institutions":[{"id":"https://openalex.org/I102322142","display_name":"Rutgers, The State University of New Jersey","ror":"https://ror.org/05vt9qd57","country_code":"US","type":"education","lineage":["https://openalex.org/I102322142"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Kasturirangan","raw_affiliation_strings":["Department of ECE, Rutgers University, NJ, USA","Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Rutgers University, NJ, USA","institution_ids":["https://openalex.org/I102322142"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108516165","display_name":"Michael S. Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.S. Hsiao","raw_affiliation_strings":["Bradley Department ECE, Virginia Tech, Northern Virginia Center, Blacksburg, VA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bradley Department ECE, Virginia Tech, Northern Virginia Center, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"111","last_page":"116"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/successor-cardinal","display_name":"Successor cardinal","score":0.7985661029815674},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.7662212252616882},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.5633800625801086},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5633223652839661},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5187019109725952},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.508173942565918},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4621686637401581},{"id":"https://openalex.org/keywords/linear-feedback-shift-register","display_name":"Linear feedback shift register","score":0.4594583809375763},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.4561246633529663},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.410126268863678},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3913116753101349},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.28710758686065674},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2742314040660858},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13265052437782288},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.08420056104660034},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08397117257118225},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06683486700057983}],"concepts":[{"id":"https://openalex.org/C75306776","wikidata":"https://www.wikidata.org/wiki/Q7632662","display_name":"Successor cardinal","level":2,"score":0.7985661029815674},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.7662212252616882},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.5633800625801086},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5633223652839661},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5187019109725952},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.508173942565918},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4621686637401581},{"id":"https://openalex.org/C159862308","wikidata":"https://www.wikidata.org/wiki/Q681101","display_name":"Linear feedback shift register","level":4,"score":0.4594583809375763},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.4561246633529663},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.410126268863678},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3913116753101349},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.28710758686065674},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2742314040660858},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13265052437782288},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.08420056104660034},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08397117257118225},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06683486700057983},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vts.2002.1011120","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2002.1011120","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.16.7905","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.16.7905","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.visc.vt.edu/~mhsiao/papers/vts02gk.ps.gz","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1554885925","https://openalex.org/W1913249562","https://openalex.org/W1972289445","https://openalex.org/W2046314918","https://openalex.org/W2117238399","https://openalex.org/W2126736746","https://openalex.org/W2133288230","https://openalex.org/W2139513292","https://openalex.org/W2152263071","https://openalex.org/W2159653476","https://openalex.org/W4232094501","https://openalex.org/W4247997646","https://openalex.org/W4297159816","https://openalex.org/W6843276737"],"related_works":["https://openalex.org/W1600807921","https://openalex.org/W2543904995","https://openalex.org/W2152158763","https://openalex.org/W3144408987","https://openalex.org/W2535563940","https://openalex.org/W2007159420","https://openalex.org/W2104478015","https://openalex.org/W38138088","https://openalex.org/W4230343699","https://openalex.org/W2119351822"],"abstract_inverted_index":{"Presents":[0],"a":[1,6,46],"spectral":[2,16,56,65,93,104],"built-in-self-test":[3],"(BIST)":[4],"for":[5,91],"system-on-a-chip":[7],"(SOC)":[8],"environment.":[9],"Test":[10],"vectors":[11],"are":[12],"generated":[13],"using":[14,103],"the":[15,19,32,55,59,68,71,78,82,92],"properties":[17],"of":[18,58,70,77],"embedded":[20,24,33],"cores.":[21,44,63],"Because":[22],"some":[23],"cores":[25,51],"may":[26],"not":[27],"have":[28],"direct":[29],"connections":[30],"to":[31,39,85],"TPG,":[34],"it":[35],"would":[36],"be":[37,86,101],"necessary":[38],"test":[40],"them":[41],"via":[42],"other":[43],"As":[45],"result,":[47],"testing":[48],"such":[49],"(cascaded)":[50],"requires":[52],"considerations":[53],"on":[54],"characteristics":[57,66],"predecessor":[60,72],"and":[61,74],"successor":[62,79,83],"Matching":[64],"between":[67],"outputs":[69],"core":[73,80,84],"dominant":[75],"inputs":[76],"allows":[81],"more":[87,98],"testable.":[88],"Experimental":[89],"results":[90],"BIST":[94,111],"showed":[95],"that":[96],"significantly":[97],"faults":[99],"can":[100],"detected":[102],"patterns":[105],"than":[106],"by":[107],"conventional":[108],"weighted":[109],"random":[110],"technique.":[112]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}