{"id":"https://openalex.org/W2134838513","doi":"https://doi.org/10.1109/vtest.2004.1299269","title":"Efficient ATPG for design validation based on partitioned state exploration histories","display_name":"Efficient ATPG for design validation based on partitioned state exploration histories","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2134838513","doi":"https://doi.org/10.1109/vtest.2004.1299269","mag":"2134838513"},"language":"en","primary_location":{"id":"doi:10.1109/vtest.2004.1299269","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2004.1299269","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd IEEE VLSI Test Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111881293","display_name":"Qingwei Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Qingwei Wu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Virginia Technology, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Virginia Technology, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108516165","display_name":"Michael S. Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.S. Hsiao","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Virginia Technology, Blacksburg, VA, USA","[Dept. of Electr. & Comput. Eng., Virginia Tech, Blacksburg, VA, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Virginia Technology, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Virginia Tech, Blacksburg, VA, USA]","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5111881293"],"corresponding_institution_ids":["https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":2.6409,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.8922908,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"389","last_page":"394"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7367268204689026},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.6400632858276367},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6135902404785156},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5000314712524414},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.46685487031936646},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.4159889817237854},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3708958625793457},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3232300877571106},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.24315261840820312},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18626904487609863}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7367268204689026},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.6400632858276367},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6135902404785156},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5000314712524414},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.46685487031936646},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.4159889817237854},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3708958625793457},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3232300877571106},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.24315261840820312},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18626904487609863},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vtest.2004.1299269","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2004.1299269","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd IEEE VLSI Test Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.98.7120","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.98.7120","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://csdl.computer.org/comp/proceedings/vts/2004/2134/00/21340389.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.4300000071525574,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1516339813","https://openalex.org/W1972289445","https://openalex.org/W2009653580","https://openalex.org/W2026584294","https://openalex.org/W2038192686","https://openalex.org/W2061438988","https://openalex.org/W2097786642","https://openalex.org/W2099435571","https://openalex.org/W2140136393","https://openalex.org/W2152406824","https://openalex.org/W2155298431","https://openalex.org/W2161314693","https://openalex.org/W4233398708","https://openalex.org/W4244516597","https://openalex.org/W4247997646","https://openalex.org/W6630788337","https://openalex.org/W6652658918","https://openalex.org/W6657218727","https://openalex.org/W6665773200","https://openalex.org/W6674716405","https://openalex.org/W6683036265"],"related_works":["https://openalex.org/W4254560580","https://openalex.org/W2131559056","https://openalex.org/W2127167802","https://openalex.org/W2080984854","https://openalex.org/W2323083271","https://openalex.org/W2019500818","https://openalex.org/W1600330381","https://openalex.org/W2009690023","https://openalex.org/W2156691306","https://openalex.org/W1232590083"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"a":[3,56],"new":[4,25,109],"concept":[5],"of":[6,20],"state":[7,26,31,38,46,52,60,67,74],"partitioning":[8],"and":[9,32,68,101],"state/transition":[10],"exploration":[11,34,70],"histories":[12,35,71,86],"to":[13,107],"generate":[14],"test":[15,90,128],"stimulus":[16],"for":[17,36,50,72,79],"the":[18,65,115],"purpose":[19],"design":[21,122],"validation.":[22],"With":[23],"our":[24],"partitioning,":[27],"during":[28],"vector":[29],"generation,":[30],"transition":[33,47,69],"each":[37,73],"group":[39,61,75],"are":[40,87,92,112,130],"maintained":[41],"by":[42],"dynamically":[43],"constructing":[44],"partial":[45],"graphs":[48],"(STGs)":[49],"all":[51],"groups.":[53],"By":[54],"limiting":[55],"maximum":[57],"size":[58],"any":[59],"can":[62],"be,":[63],"maintaining":[64],"complete":[66],"is":[76,105],"feasible":[77],"even":[78],"very":[80,133],"large":[81],"sequential":[82],"circuits.":[83],"While":[84],"such":[85],"being":[88],"collected,":[89],"vectors":[91],"generated":[93],"using":[94],"extracted":[95],"spectral":[96],"information":[97],"from":[98],"existing":[99],"tests":[100],"genetic":[102],"algorithm":[103],"(GA)":[104],"used":[106],"explore":[108],"scenarios":[110],"that":[111,119],"not":[113],"in":[114],"histories.":[116],"Experiments":[117],"showed":[118],"much":[120],"higher":[121],"error":[123],"coverages":[124],"together":[125],"with":[126,132],"smaller":[127],"sets":[129],"achieved":[131],"short":[134],"execution":[135],"times.":[136]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}