{"id":"https://openalex.org/W2118666374","doi":"https://doi.org/10.1109/vtest.2004.1299264","title":"Hybrid BIST for system-on-a-chip using an embedded FPGA core","display_name":"Hybrid BIST for system-on-a-chip using an embedded FPGA core","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2118666374","doi":"https://doi.org/10.1109/vtest.2004.1299264","mag":"2118666374"},"language":"en","primary_location":{"id":"doi:10.1109/vtest.2004.1299264","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2004.1299264","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd IEEE VLSI Test Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079340373","display_name":"Gang Zeng","orcid":"https://orcid.org/0000-0003-1663-7981"},"institutions":[{"id":"https://openalex.org/I159385669","display_name":"Chiba University","ror":"https://ror.org/01hjzeq58","country_code":"JP","type":"education","lineage":["https://openalex.org/I159385669"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Gang Zeng","raw_affiliation_strings":["Graduate School of Science and Technology, Chiba University, Japan","Graduate School of Science and Technology, Chiba University, JAPAN"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Chiba University, Japan","institution_ids":["https://openalex.org/I159385669"]},{"raw_affiliation_string":"Graduate School of Science and Technology, Chiba University, JAPAN","institution_ids":["https://openalex.org/I159385669"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086631599","display_name":"Hideo Ito","orcid":null},"institutions":[{"id":"https://openalex.org/I159385669","display_name":"Chiba University","ror":"https://ror.org/01hjzeq58","country_code":"JP","type":"education","lineage":["https://openalex.org/I159385669"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Ito","raw_affiliation_strings":["Faculty of Engineering, Chiba University, Japan"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Chiba University, Japan","institution_ids":["https://openalex.org/I159385669"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5079340373"],"corresponding_institution_ids":["https://openalex.org/I159385669"],"apc_list":null,"apc_paid":null,"fwci":1.8431,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.85031972,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"18","issue":null,"first_page":"353","last_page":"358"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.7815625667572021},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7802582383155823},{"id":"https://openalex.org/keywords/pseudorandom-number-generator","display_name":"Pseudorandom number generator","score":0.6767012476921082},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6678076386451721},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.619615375995636},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.616478443145752},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5547752976417542},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.516388475894928},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.461868554353714},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.4241296648979187},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34569457173347473},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23747888207435608},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14371362328529358},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.05642729997634888}],"concepts":[{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.7815625667572021},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7802582383155823},{"id":"https://openalex.org/C140642157","wikidata":"https://www.wikidata.org/wiki/Q1623338","display_name":"Pseudorandom number generator","level":2,"score":0.6767012476921082},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6678076386451721},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.619615375995636},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.616478443145752},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5547752976417542},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.516388475894928},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.461868554353714},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.4241296648979187},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34569457173347473},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23747888207435608},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14371362328529358},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.05642729997634888},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vtest.2004.1299264","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2004.1299264","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd IEEE VLSI Test Symposium, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W53227076","https://openalex.org/W1562967125","https://openalex.org/W1885199275","https://openalex.org/W1905213452","https://openalex.org/W1913249562","https://openalex.org/W2097973512","https://openalex.org/W2111761265","https://openalex.org/W2123535487","https://openalex.org/W2127343408","https://openalex.org/W2137549092","https://openalex.org/W2138946897","https://openalex.org/W2147419146","https://openalex.org/W2149211345","https://openalex.org/W2151335319","https://openalex.org/W2152150538","https://openalex.org/W2160621850","https://openalex.org/W2162546785","https://openalex.org/W2503952136","https://openalex.org/W4232094501","https://openalex.org/W4235244711","https://openalex.org/W4246972245","https://openalex.org/W4256404229","https://openalex.org/W6682229080","https://openalex.org/W6683964721"],"related_works":["https://openalex.org/W2523211787","https://openalex.org/W1600807921","https://openalex.org/W4288754393","https://openalex.org/W2989159162","https://openalex.org/W2129499974","https://openalex.org/W2786267147","https://openalex.org/W1540713932","https://openalex.org/W2119351822","https://openalex.org/W1529264663","https://openalex.org/W2108140302"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,80],"novel":[4],"hybrid":[5,22,54],"built-in":[6],"self-test":[7],"(BIST)":[8],"approach":[9],"for":[10,75],"system-on-a-chip":[11],"(SOC)":[12],"test":[13,26,29,40],"using":[14],"an":[15],"embedded":[16],"FPGA":[17,64,82],"core":[18,65],"is":[19],"presented.":[20],"The":[21],"BIST":[23,55],"combining":[24],"pseudorandom":[25,48],"with":[27],"deterministic":[28],"can":[30,66],"achieve":[31],"not":[32],"only":[33],"complete":[34],"fault":[35],"coverage":[36],"but":[37],"also":[38],"minimal":[39,57],"cost":[41],"by":[42],"selecting":[43],"the":[44,52,63,86,89],"appropriate":[45],"number":[46],"of":[47,88],"patterns.":[49],"Most":[50],"importantly,":[51],"FPGA-based":[53],"has":[56],"hardware":[58],"overhead,":[59],"since":[60],"after":[61],"testing,":[62],"be":[67],"reconfigured":[68],"as":[69],"normal":[70],"mission":[71],"logic.":[72],"Experimental":[73],"results":[74],"ISCAS":[76],"89":[77],"benchmarks":[78],"and":[79],"platform":[81],"chip":[83],"have":[84],"proven":[85],"efficiency":[87],"proposed":[90],"approach.":[91]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}