{"id":"https://openalex.org/W2171347834","doi":"https://doi.org/10.1109/vtest.2004.1299260","title":"Soft delay error effects in CMOS combinational circuits","display_name":"Soft delay error effects in CMOS combinational circuits","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2171347834","doi":"https://doi.org/10.1109/vtest.2004.1299260","mag":"2171347834"},"language":"en","primary_location":{"id":"doi:10.1109/vtest.2004.1299260","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2004.1299260","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd IEEE VLSI Test Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082638823","display_name":"B. Gill","orcid":null},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B.S. Gill","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046620750","display_name":"C. Papachristou","orcid":"https://orcid.org/0000-0002-5399-3208"},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Papachristou","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110198567","display_name":"Francis Wolff","orcid":null},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F.G. Wolff","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6953,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.85276207,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"325","last_page":"330"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9879999756813049,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.9246453642845154},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8624125719070435},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.8398675322532654},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6537959575653076},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5702976584434509},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.49960994720458984},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4957521855831146},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4614954888820648},{"id":"https://openalex.org/keywords/single-event-upset","display_name":"Single event upset","score":0.4593631625175476},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.43357929587364197},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2762224078178406},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2567293345928192},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.07455608248710632},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.06387212872505188}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.9246453642845154},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8624125719070435},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.8398675322532654},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6537959575653076},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5702976584434509},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.49960994720458984},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4957521855831146},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4614954888820648},{"id":"https://openalex.org/C2780073065","wikidata":"https://www.wikidata.org/wiki/Q1476733","display_name":"Single event upset","level":3,"score":0.4593631625175476},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.43357929587364197},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2762224078178406},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2567293345928192},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.07455608248710632},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.06387212872505188}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vtest.2004.1299260","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2004.1299260","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd IEEE VLSI Test Symposium, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2013185880","https://openalex.org/W2030501553","https://openalex.org/W2044444099","https://openalex.org/W2113626924","https://openalex.org/W2116097016","https://openalex.org/W2121395914","https://openalex.org/W2141068710","https://openalex.org/W2142358791","https://openalex.org/W2154941994","https://openalex.org/W2157629136","https://openalex.org/W2163493261","https://openalex.org/W2169213530","https://openalex.org/W2213956287","https://openalex.org/W4229966209"],"related_works":["https://openalex.org/W2622269177","https://openalex.org/W1523508240","https://openalex.org/W2531550288","https://openalex.org/W2102538861","https://openalex.org/W2149041233","https://openalex.org/W2171347834","https://openalex.org/W2066042903","https://openalex.org/W2122334461","https://openalex.org/W3040935927","https://openalex.org/W2518564956"],"abstract_inverted_index":{"Single":[0],"event":[1],"upsets":[2],"(SEUs)":[3],"are":[4],"due":[5,43,64,74],"to":[6,44,57,65,75,93],"high":[7,45],"energetic":[8,46],"particle":[9,47,66,76],"strike":[10,77],"at":[11],"sensitive":[12],"nodes":[13],"of":[14,25],"CMOS":[15,40,61,99],"combinational":[16,41,62,100],"circuits.":[17,101],"In":[18],"this":[19],"paper,":[20],"we":[21],"introduce":[22],"a":[23],"type":[24],"soft":[26,31,34,51,96],"errors":[27],"which":[28,54],"manifests":[29],"as":[30,83],"delay.":[32],"The":[33],"delay":[35,38,52,59,73,97],"is":[36],"temporary":[37],"in":[39,60,98],"circuits":[42,63],"strike.":[48,67],"We":[49],"describe":[50],"model":[53],"enables":[55],"us":[56],"examine":[58],"As":[68],"technology":[69],"scales":[70],"down,":[71],"the":[72,95],"increases,":[78],"and":[79,88],"other":[80],"factors":[81],"such":[82],"V/sub":[84],"dd/":[85],"scaling,":[86],"fanout":[87],"transistor":[89],"strength":[90],"also":[91],"contribute":[92],"increase":[94]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}