{"id":"https://openalex.org/W2117172314","doi":"https://doi.org/10.1109/vtest.2004.1299243","title":"Planar high performance ring generators","display_name":"Planar high performance ring generators","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2117172314","doi":"https://doi.org/10.1109/vtest.2004.1299243","mag":"2117172314"},"language":"en","primary_location":{"id":"doi:10.1109/vtest.2004.1299243","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2004.1299243","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd IEEE VLSI Test Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046691899","display_name":"Grzegorz Mrugalski","orcid":"https://orcid.org/0000-0001-9378-127X"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Mrugalski","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075158519","display_name":"Nilanjan Mukherjee","orcid":"https://orcid.org/0000-0001-6689-7525"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Mukherjee","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080960636","display_name":"Janusz Rajski","orcid":"https://orcid.org/0000-0003-2124-447X"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Rajski","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072675590","display_name":"Jerzy Tyszer","orcid":"https://orcid.org/0000-0001-9722-2344"},"institutions":[{"id":"https://openalex.org/I46597724","display_name":"Pozna\u0144 University of Technology","ror":"https://ror.org/00p7p3302","country_code":"PL","type":"education","lineage":["https://openalex.org/I46597724"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"J. Tyszer","raw_affiliation_strings":["Poznan University of Technology, Poznan, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Poznan University of Technology, Poznan, Poland","institution_ids":["https://openalex.org/I46597724"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"193","last_page":"198"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.988099992275238,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6950429677963257},{"id":"https://openalex.org/keywords/planar","display_name":"Planar","score":0.6539854407310486},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6194456219673157},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5809274911880493},{"id":"https://openalex.org/keywords/ring","display_name":"Ring (chemistry)","score":0.5678497552871704},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.4676750600337982},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4447849690914154},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41009169816970825},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3937337398529053},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3639949858188629},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3511624336242676},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24759742617607117},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24369975924491882},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14598438143730164}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6950429677963257},{"id":"https://openalex.org/C134786449","wikidata":"https://www.wikidata.org/wiki/Q3391255","display_name":"Planar","level":2,"score":0.6539854407310486},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6194456219673157},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5809274911880493},{"id":"https://openalex.org/C2780378348","wikidata":"https://www.wikidata.org/wiki/Q25351438","display_name":"Ring (chemistry)","level":2,"score":0.5678497552871704},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.4676750600337982},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4447849690914154},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41009169816970825},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3937337398529053},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3639949858188629},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3511624336242676},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24759742617607117},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24369975924491882},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14598438143730164},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vtest.2004.1299243","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2004.1299243","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd IEEE VLSI Test Symposium, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W260727648","https://openalex.org/W1480210121","https://openalex.org/W1515082873","https://openalex.org/W1884471646","https://openalex.org/W1984140831","https://openalex.org/W2006464328","https://openalex.org/W2014752053","https://openalex.org/W2030349976","https://openalex.org/W2097860781","https://openalex.org/W2099226121","https://openalex.org/W2101372052","https://openalex.org/W2134998505","https://openalex.org/W2165601670","https://openalex.org/W2170910208","https://openalex.org/W2266625984","https://openalex.org/W3089447097","https://openalex.org/W4230599322","https://openalex.org/W4253442206","https://openalex.org/W6675163297"],"related_works":["https://openalex.org/W2075067217","https://openalex.org/W2065289416","https://openalex.org/W4254709952","https://openalex.org/W2017236304","https://openalex.org/W2026034687","https://openalex.org/W2136854845","https://openalex.org/W1687060458","https://openalex.org/W1976154696","https://openalex.org/W2353466952","https://openalex.org/W2609535666"],"abstract_inverted_index":{"The":[0,19],"paper":[1],"presents":[2],"enhanced":[3],"architectures":[4],"of":[5],"pseudo-random":[6],"test":[7,12],"pattern":[8],"generators":[9],"and":[10,28],"on-chip":[11],"data":[13],"decompressors":[14],"based":[15],"on":[16],"ring":[17],"generators.":[18],"new":[20],"structures":[21],"are":[22],"aimed":[23],"at":[24,32],"improving":[25],"their":[26],"layout":[27],"routing":[29],"properties":[30],"while":[31],"the":[33],"same":[34],"time":[35],"reducing":[36],"propagation":[37],"delays":[38],"introduced":[39],"by":[40],"associated":[41],"phase":[42],"shifters.":[43]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}