{"id":"https://openalex.org/W2095754963","doi":"https://doi.org/10.1109/vtest.2004.1299239","title":"A multi-configuration strategy for an application dependent testing of FPGAs","display_name":"A multi-configuration strategy for an application dependent testing of FPGAs","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2095754963","doi":"https://doi.org/10.1109/vtest.2004.1299239","mag":"2095754963"},"language":"en","primary_location":{"id":"doi:10.1109/vtest.2004.1299239","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2004.1299239","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd IEEE VLSI Test Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064445713","display_name":"Mehdi B. Tahoori","orcid":"https://orcid.org/0000-0002-8829-5610"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M.B. Tahoori","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA","Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054077540","display_name":"E.J. McCluskey","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E.J. McCluskey","raw_affiliation_strings":["Center for Reliable Computing, University of Stanford, CA, USA","[Center for Reliable Computing, University of Stanford, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Center for Reliable Computing, University of Stanford, CA, USA","institution_ids":[]},{"raw_affiliation_string":"[Center for Reliable Computing, University of Stanford, CA, USA]","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069159925","display_name":"M. Renovell","orcid":"https://orcid.org/0000-0002-3896-8231"},"institutions":[{"id":"https://openalex.org/I4210145979","display_name":"Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes","ror":"https://ror.org/04eg25g76","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I4210145979","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210089655","display_name":"Chimie Mol\u00e9culaire, Macromol\u00e9culaire, Mat\u00e9riaux","ror":"https://ror.org/007sc9r91","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I190752583","https://openalex.org/I2746051580","https://openalex.org/I4210089655","https://openalex.org/I4210128300","https://openalex.org/I98910050"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M. Renovell","raw_affiliation_strings":["L.I.R.M.M, France","Conception et Test de Syst\u00e8mes MICro\u00e9lectroniques"],"affiliations":[{"raw_affiliation_string":"L.I.R.M.M, France","institution_ids":["https://openalex.org/I4210089655"]},{"raw_affiliation_string":"Conception et Test de Syst\u00e8mes MICro\u00e9lectroniques","institution_ids":["https://openalex.org/I4210145979"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040734121","display_name":"P. Faure","orcid":null},"institutions":[{"id":"https://openalex.org/I4210089655","display_name":"Chimie Mol\u00e9culaire, Macromol\u00e9culaire, Mat\u00e9riaux","ror":"https://ror.org/007sc9r91","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I190752583","https://openalex.org/I2746051580","https://openalex.org/I4210089655","https://openalex.org/I4210128300","https://openalex.org/I98910050"]},{"id":"https://openalex.org/I4210145979","display_name":"Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes","ror":"https://ror.org/04eg25g76","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I4210145979","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"P. Faure","raw_affiliation_strings":["L.I.R.M.M, France","Conception et Test de Syst\u00e8mes MICro\u00e9lectroniques"],"affiliations":[{"raw_affiliation_string":"L.I.R.M.M, France","institution_ids":["https://openalex.org/I4210089655"]},{"raw_affiliation_string":"Conception et Test de Syst\u00e8mes MICro\u00e9lectroniques","institution_ids":["https://openalex.org/I4210145979"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5064445713"],"corresponding_institution_ids":["https://openalex.org/I12912129"],"apc_list":null,"apc_paid":null,"fwci":3.423,"has_fulltext":false,"cited_by_count":44,"citation_normalized_percentile":{"value":0.92065771,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"154","last_page":"159"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.8301445245742798},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8236263394355774},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7867650985717773},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7541581392288208},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6832729578018188},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5796188712120056},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5097271800041199},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47311970591545105},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.47064918279647827},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47048428654670715},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46902763843536377},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42418020963668823},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4141644537448883},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14217397570610046},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07130983471870422}],"concepts":[{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.8301445245742798},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8236263394355774},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7867650985717773},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7541581392288208},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6832729578018188},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5796188712120056},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5097271800041199},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47311970591545105},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.47064918279647827},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47048428654670715},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46902763843536377},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42418020963668823},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4141644537448883},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14217397570610046},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07130983471870422},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vtest.2004.1299239","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2004.1299239","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd IEEE VLSI Test Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:lirmm-00108844v1","is_oa":false,"landing_page_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-00108844","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VTS: VLSI Test Symposium, Apr 2004, Napa Valley, CA, United States. pp.154-159, ⟨10.1109/VTEST.2004.1299239⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W155940324","https://openalex.org/W1644626461","https://openalex.org/W1910152906","https://openalex.org/W2102927569","https://openalex.org/W2125719425","https://openalex.org/W2127382553","https://openalex.org/W2136841933","https://openalex.org/W2151271718","https://openalex.org/W2157009629","https://openalex.org/W4285719527","https://openalex.org/W6606353889"],"related_works":["https://openalex.org/W2135636985","https://openalex.org/W2139569078","https://openalex.org/W4252227487","https://openalex.org/W2127580684","https://openalex.org/W2118828191","https://openalex.org/W2170504327","https://openalex.org/W2526300902","https://openalex.org/W2047993371","https://openalex.org/W2151927748","https://openalex.org/W4252906329"],"abstract_inverted_index":{"An":[0],"application-dependent":[1],"test":[2,17],"strategy":[3],"to":[4],"be":[5],"used":[6,41],"by":[7,28,47],"an":[8],"FPGA":[9],"user":[10],"is":[11,25],"presented":[12],"which":[13],"requires":[14],"only":[15],"3":[16],"configurations.":[18],"In":[19],"this":[20],"specific":[21],"strategy,":[22],"the":[23,30,36,40,49,59],"interconnect":[24,37,50],"first":[26],"tested":[27,46],"modifying":[29,48],"logic":[31,42],"block":[32],"configuration":[33],"and":[34],"preserving":[35],"configuration.":[38,51],"Then,":[39],"blocks":[43],"are":[44,62],"fully":[45],"Results":[52],"for":[53],"some":[54],"benchmark":[55],"applications":[56],"mapped":[57],"into":[58],"Xilinx":[60],"FPGAs":[61],"also":[63],"provided.":[64]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}