{"id":"https://openalex.org/W2103396665","doi":"https://doi.org/10.1109/vtest.2004.1299232","title":"Yield analysis of logic circuits","display_name":"Yield analysis of logic circuits","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2103396665","doi":"https://doi.org/10.1109/vtest.2004.1299232","mag":"2103396665"},"language":"en","primary_location":{"id":"doi:10.1109/vtest.2004.1299232","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2004.1299232","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd IEEE VLSI Test Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024226992","display_name":"D. Appello","orcid":"https://orcid.org/0000-0001-8178-2785"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"D. Appello","raw_affiliation_strings":["TPA Mixed Signal Test Solution Group, ST Microelectronics s.r.l., Cornaredo, Italy"],"affiliations":[{"raw_affiliation_string":"TPA Mixed Signal Test Solution Group, ST Microelectronics s.r.l., Cornaredo, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084021125","display_name":"A. Fudoli","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Fudoli","raw_affiliation_strings":["TPA Mixed Signal Test Solution Group, ST Microelectronics s.r.l., Cornaredo, Italy"],"affiliations":[{"raw_affiliation_string":"TPA Mixed Signal Test Solution Group, ST Microelectronics s.r.l., Cornaredo, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004768551","display_name":"K. Giarda","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"K. Giarda","raw_affiliation_strings":["TPA Mixed Signal Test Solution Group, ST Microelectronics s.r.l., Cornaredo, Italy"],"affiliations":[{"raw_affiliation_string":"TPA Mixed Signal Test Solution Group, ST Microelectronics s.r.l., Cornaredo, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007706124","display_name":"Emil Gizdarski","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E. Gizdarski","raw_affiliation_strings":["Synopsys, Inc., Mountain View, CA, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111901473","display_name":"B. Mathew","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Mathew","raw_affiliation_strings":["Synopsys, Inc., Mountain View, CA, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043908290","display_name":"Vincenzo Tancorre","orcid":"https://orcid.org/0000-0001-7959-0784"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"V. Tancorre","raw_affiliation_strings":["TPA Mixed Signal Test Solution Group, ST Microelectronics s.r.l., Cornaredo, Italy"],"affiliations":[{"raw_affiliation_string":"TPA Mixed Signal Test Solution Group, ST Microelectronics s.r.l., Cornaredo, Italy","institution_ids":["https://openalex.org/I4210154781"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5024226992"],"corresponding_institution_ids":["https://openalex.org/I4210154781"],"apc_list":null,"apc_paid":null,"fwci":2.1064,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.86624038,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"103","last_page":"108"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8409824371337891},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5383793711662292},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5346222519874573},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5310084223747253},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.4767093062400818},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.43212890625},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.424422025680542},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34553712606430054},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3415954113006592},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.276333749294281},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.26095151901245117},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1552666425704956}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8409824371337891},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5383793711662292},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5346222519874573},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5310084223747253},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.4767093062400818},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.43212890625},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.424422025680542},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34553712606430054},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3415954113006592},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.276333749294281},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26095151901245117},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1552666425704956},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vtest.2004.1299232","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2004.1299232","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd IEEE VLSI Test Symposium, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1554885925","https://openalex.org/W1595285623","https://openalex.org/W1846912046","https://openalex.org/W2021463588","https://openalex.org/W2044299352","https://openalex.org/W2100434820","https://openalex.org/W2114024582","https://openalex.org/W2116467490","https://openalex.org/W2119393576","https://openalex.org/W2130347710","https://openalex.org/W2167138208","https://openalex.org/W2167634051","https://openalex.org/W2170867550"],"related_works":["https://openalex.org/W2131559056","https://openalex.org/W4254560580","https://openalex.org/W2127167802","https://openalex.org/W2080984854","https://openalex.org/W2163047760","https://openalex.org/W2955439067","https://openalex.org/W1519923721","https://openalex.org/W2800543810","https://openalex.org/W2122674270","https://openalex.org/W4365793791"],"abstract_inverted_index":{"Complex":[0],"SOC's":[1],"developed":[2],"in":[3,25,48,56],"VDSM":[4],"technologies":[5],"require":[6],"adequate":[7],"solutions":[8],"to":[9],"diagnose":[10],"and":[11,38,65],"analyze":[12],"yield":[13],"losses.":[14],"This":[15,42],"paper":[16],"focuses":[17],"on":[18,53,62],"the":[19,45,57],"diagnosis":[20,52,63],"of":[21,40],"logic":[22],"circuits":[23],"embedded":[24],"SOCs.":[26],"The":[27],"core":[28],"instrument":[29],"leveraged":[30],"is":[31],"ATPG":[32,51],"used":[33],"during":[34],"test":[35,59],"vectors":[36],"generation":[37],"analysis":[39],"failures.":[41],"work":[43],"emphasizes":[44],"results":[46,72],"obtained":[47],"systematically":[49],"applying":[50],"failures":[54],"detected":[55],"manufacturing":[58],"floor.":[60],"Details":[61],"flow":[64],"ATE":[66],"data":[67],"collection":[68],"are":[69,73],"given.":[70],"Experimental":[71],"provided.":[74]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}