{"id":"https://openalex.org/W2123485575","doi":"https://doi.org/10.1109/vtest.2004.1299231","title":"Razor: a tool for post-silicon scan ATPG pattern debug and its application","display_name":"Razor: a tool for post-silicon scan ATPG pattern debug and its application","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2123485575","doi":"https://doi.org/10.1109/vtest.2004.1299231","mag":"2123485575"},"language":"en","primary_location":{"id":"doi:10.1109/vtest.2004.1299231","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2004.1299231","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd IEEE VLSI Test Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044723436","display_name":"Debashis Nayak","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"D. Nayak","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101549581","display_name":"S. Venkataraman","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Venkataraman","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043215850","display_name":"Paul J. Thadikaran","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Thadikaran","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5044723436"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.15437818,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"97","last_page":"102"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.9229488372802734},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.858712911605835},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7202635407447815},{"id":"https://openalex.org/keywords/pentium","display_name":"Pentium","score":0.6043074727058411},{"id":"https://openalex.org/keywords/algorithmic-program-debugging","display_name":"Algorithmic program debugging","score":0.5454866886138916},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46549567580223083},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4516791105270386},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.44840362668037415},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3677699565887451},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.364502489566803},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3360939621925354},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.28573328256607056},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15323758125305176},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.07258352637290955}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.9229488372802734},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.858712911605835},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7202635407447815},{"id":"https://openalex.org/C46268123","wikidata":"https://www.wikidata.org/wiki/Q214314","display_name":"Pentium","level":2,"score":0.6043074727058411},{"id":"https://openalex.org/C136388014","wikidata":"https://www.wikidata.org/wiki/Q17084976","display_name":"Algorithmic program debugging","level":3,"score":0.5454866886138916},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46549567580223083},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4516791105270386},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.44840362668037415},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3677699565887451},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.364502489566803},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3360939621925354},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.28573328256607056},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15323758125305176},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.07258352637290955},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vtest.2004.1299231","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2004.1299231","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd IEEE VLSI Test Symposium, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1484052325","https://openalex.org/W1594448552","https://openalex.org/W2131465264","https://openalex.org/W2138735239","https://openalex.org/W2167634051","https://openalex.org/W6629041438"],"related_works":["https://openalex.org/W2396596882","https://openalex.org/W2098290990","https://openalex.org/W2119199043","https://openalex.org/W2801084903","https://openalex.org/W2377280071","https://openalex.org/W2375626968","https://openalex.org/W4242908235","https://openalex.org/W2060682672","https://openalex.org/W1520271518","https://openalex.org/W4320152591"],"abstract_inverted_index":{"Generation":[0],"of":[1,35,47,91],"ATPG":[2,76,98,113],"patterns":[3,22,27,77,114],"require":[4],"a":[5],"gate-level":[6],"simulation":[7],"model":[8],"and":[9,15,88,100],"associated":[10],"constraints.":[11],"If":[12],"the":[13,16,26,45,107],"models":[14,99],"related":[17],"constraints":[18,101],"used":[19,56],"to":[20,65],"generate":[21],"are":[23,115],"erroneous,":[24],"then":[25],"will":[28],"likely":[29],"fail":[30],"on":[31,39,79,109],"silicon.":[32,80],"The":[33],"process":[34],"debugging":[36,75,92],"pattern":[37],"failures":[38],"silicon":[40],"using":[41],"manual":[42],"reason":[43],"in":[44,97],"absence":[46],"automated":[48,58,82],"techniques":[49,55,73,87],"is":[50,89,102],"very":[51],"time":[52],"consuming.":[53],"Further,":[54],"for":[57,74],"defect":[59],"diagnosis":[60],"cannot":[61],"be":[62],"directly":[63],"applied":[64],"this":[66,69],"problem.":[67],"In":[68],"paper":[70],"we":[71],"present":[72],"failing":[78],"An":[81],"tool":[83],"that":[84],"implements":[85],"these":[86],"capable":[90],"most":[93],"common":[94],"errors":[95],"found":[96],"presented.":[103,116],"Results":[104],"from":[105],"applying":[106],"capability":[108],"Intel":[110],"Pentium-4":[111],"processor's":[112]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}