{"id":"https://openalex.org/W2130029842","doi":"https://doi.org/10.1109/vtest.2003.1197680","title":"Efficient implication-based untestable bridge fault identifier","display_name":"Efficient implication-based untestable bridge fault identifier","publication_year":2003,"publication_date":"2003-10-31","ids":{"openalex":"https://openalex.org/W2130029842","doi":"https://doi.org/10.1109/vtest.2003.1197680","mag":"2130029842"},"language":"en","primary_location":{"id":"doi:10.1109/vtest.2003.1197680","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2003.1197680","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 21st VLSI Test Symposium, 2003.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003070855","display_name":"M. Syal","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Syal","raw_affiliation_strings":["Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","Bradley Dept. of Electr. & Comput. Eng., Virginia Polytech. Inst. & State Univ., Blacksburg, VA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"Bradley Dept. of Electr. & Comput. Eng., Virginia Polytech. Inst. & State Univ., Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108516165","display_name":"Michael S. Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.S. Hsiao","raw_affiliation_strings":["Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","Bradley Dept. of Electr. & Comput. Eng., Virginia Polytech. Inst. & State Univ., Blacksburg, VA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"Bradley Dept. of Electr. & Comput. Eng., Virginia Polytech. Inst. & State Univ., Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013899098","display_name":"K.B. Doreswamy","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K.B. Doreswamy","raw_affiliation_strings":["Intel Corporation, Portland, OR, USA","Intel Corp, Portland OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Portland, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp, Portland OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087206490","display_name":"S. Chakravarty","orcid":"https://orcid.org/0000-0002-3682-2060"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Chakravarty","raw_affiliation_strings":["Intel Architecture Group, Intel Corporation, Santa Clara, CA, USA","[Intel Architecture Group, Intel Corporation, Santa Clara, CA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Architecture Group, Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Architecture Group, Intel Corporation, Santa Clara, CA, USA]","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"393","last_page":"398"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.69697505235672},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6492474675178528},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6239232420921326},{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.6124016046524048},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5719902515411377},{"id":"https://openalex.org/keywords/preprocessor","display_name":"Preprocessor","score":0.5526043176651001},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5194977521896362},{"id":"https://openalex.org/keywords/identifier","display_name":"Identifier","score":0.5055625438690186},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4973004162311554},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4865190386772156},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.45615118741989136},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.44195595383644104},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3368883728981018},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.33107560873031616},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.17504626512527466},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16774272918701172},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13073095679283142}],"concepts":[{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.69697505235672},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6492474675178528},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6239232420921326},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.6124016046524048},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5719902515411377},{"id":"https://openalex.org/C34736171","wikidata":"https://www.wikidata.org/wiki/Q918333","display_name":"Preprocessor","level":2,"score":0.5526043176651001},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5194977521896362},{"id":"https://openalex.org/C154504017","wikidata":"https://www.wikidata.org/wiki/Q853614","display_name":"Identifier","level":2,"score":0.5055625438690186},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4973004162311554},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4865190386772156},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.45615118741989136},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.44195595383644104},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3368883728981018},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.33107560873031616},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17504626512527466},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16774272918701172},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13073095679283142},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vtest.2003.1197680","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2003.1197680","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 21st VLSI Test Symposium, 2003.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.104.2025","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.104.2025","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://csdl.computer.org/comp/proceedings/vts/2003/1924/00/19240393.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1554885925","https://openalex.org/W1830318039","https://openalex.org/W2046401607","https://openalex.org/W2106290994","https://openalex.org/W2115780004","https://openalex.org/W2119779484","https://openalex.org/W2122600622","https://openalex.org/W2123181463","https://openalex.org/W2130132458","https://openalex.org/W2155701360","https://openalex.org/W2165370339","https://openalex.org/W4239481074","https://openalex.org/W4302458519"],"related_works":["https://openalex.org/W29481652","https://openalex.org/W4238178324","https://openalex.org/W4248668797","https://openalex.org/W2110968362","https://openalex.org/W3141297747","https://openalex.org/W2106889348","https://openalex.org/W2111485030","https://openalex.org/W4390345338","https://openalex.org/W96064250","https://openalex.org/W2884916459"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,26,36,53,91,97,107],"novel,":[4],"low":[5,108],"cost":[6],"technique":[7,83],"based":[8],"on":[9],"implications":[10],"to":[11,29,35,50,69,84],"identify":[12,30],"untestable":[13,66,101],"bridging":[14],"faults":[15,68],"in":[16,75,111],"sequential":[17,87],"circuits.":[18],"Sequential":[19],"symbolic":[20],"simulation":[21],"is":[22,44,56],"first":[23],"performed,":[24],"as":[25],"preprocessing":[27],"step,":[28],"nets":[31],"which":[32],"are":[33],"uncontrollable":[34],"specific":[37],"logic":[38],"value.":[39],"Then,":[40],"an":[41],"implication-based":[42],"analysis":[43,77],"carried":[45],"out":[46,71],"for":[47],"each":[48],"fault":[49,55],"determine":[51],"if":[52],"particular":[54],"testable":[57],"or":[58],"not.":[59],"We":[60],"also":[61],"use":[62],"information":[63],"about":[64],"the":[65,76],"stuck-at":[67],"filter":[70],"some":[72],"bridges":[73,102],"early":[74],"process.":[78],"The":[79],"application":[80],"of":[81,100,113],"our":[82],"ISCAS":[85],"'89":[86],"benchmark":[88],"circuits":[89,94],"and":[90,115],"few":[92],"industrial":[93],"showed":[95],"that":[96],"large":[98],"number":[99],"could":[103],"be":[104],"identified":[105],"at":[106],"cost,":[109],"both":[110],"terms":[112],"memory":[114],"execution":[116],"time.":[117]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}