{"id":"https://openalex.org/W2149211345","doi":"https://doi.org/10.1109/vtest.2003.1197675","title":"BIST-aided scan test - a new method for test cost reduction","display_name":"BIST-aided scan test - a new method for test cost reduction","publication_year":2003,"publication_date":"2003-10-31","ids":{"openalex":"https://openalex.org/W2149211345","doi":"https://doi.org/10.1109/vtest.2003.1197675","mag":"2149211345"},"language":"en","primary_location":{"id":"doi:10.1109/vtest.2003.1197675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2003.1197675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 21st VLSI Test Symposium, 2003.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000462904","display_name":"Takahisa Hiraide","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Hiraide","raw_affiliation_strings":["Fujitsu Laboratories Limited, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111210504","display_name":"Kwame Osei Boateng","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kwame Osei Boateng","raw_affiliation_strings":["Fujitsu Laboratories Limited, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086306822","display_name":"Hideaki Konishi","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Konishi","raw_affiliation_strings":["Fujitsu Laboratories Limited, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Limited, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071109000","display_name":"Kotone Itaya","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Itaya","raw_affiliation_strings":["Fujitsu Laboratories Limited, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Limited, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028249352","display_name":"Michiaki Emori","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Emori","raw_affiliation_strings":["Fujitsu Laboratories Limited, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Limited, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077665703","display_name":"H. Yamanaka","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Yamanaka","raw_affiliation_strings":["Fujitsu Laboratories Limited, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Limited, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023676820","display_name":"T. Mochiyama","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Mochiyama","raw_affiliation_strings":["Fujitsu Laboratories Limited, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Limited, Japan","institution_ids":["https://openalex.org/I2252096349"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.4504,"has_fulltext":false,"cited_by_count":63,"citation_normalized_percentile":{"value":0.96117141,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"359","last_page":"364"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9878000020980835,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8964099884033203},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.7812824249267578},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.7379881143569946},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.631801962852478},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.6129845380783081},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6074519157409668},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5733387470245361},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5589496493339539},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5270940065383911},{"id":"https://openalex.org/keywords/cost-reduction","display_name":"Cost reduction","score":0.5241325497627258},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43916240334510803},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.42485329508781433},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33031317591667175},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3151041865348816},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.114938884973526}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8964099884033203},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.7812824249267578},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.7379881143569946},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.631801962852478},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.6129845380783081},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6074519157409668},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5733387470245361},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5589496493339539},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5270940065383911},{"id":"https://openalex.org/C2778820799","wikidata":"https://www.wikidata.org/wiki/Q3454688","display_name":"Cost reduction","level":2,"score":0.5241325497627258},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43916240334510803},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.42485329508781433},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33031317591667175},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3151041865348816},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.114938884973526},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vtest.2003.1197675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2003.1197675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 21st VLSI Test Symposium, 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4399999976158142,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1582825744","https://openalex.org/W1863819993","https://openalex.org/W1885199275","https://openalex.org/W2030106932","https://openalex.org/W2046461297","https://openalex.org/W2066974842","https://openalex.org/W2104107023","https://openalex.org/W2104478015","https://openalex.org/W2105096043","https://openalex.org/W2105282021","https://openalex.org/W2134998505","https://openalex.org/W2137045371","https://openalex.org/W2137549092","https://openalex.org/W2138530143","https://openalex.org/W2139009001","https://openalex.org/W2144004661","https://openalex.org/W4230343699","https://openalex.org/W4236886519","https://openalex.org/W4246972245"],"related_works":["https://openalex.org/W2543176856","https://openalex.org/W1863819993","https://openalex.org/W2157212570","https://openalex.org/W2154529098","https://openalex.org/W3088373974","https://openalex.org/W2624668974","https://openalex.org/W2146381271","https://openalex.org/W2806771822","https://openalex.org/W2144004661","https://openalex.org/W2137475190"],"abstract_inverted_index":{"It":[0],"is":[1,22],"common":[2],"to":[3,58,63],"use":[4],"ATPG":[5,37],"of":[6,77],"scan-based":[7],"design":[8,28],"for":[9,32],"high":[10],"fault":[11],"coverage":[12],"in":[13,19,24],"LSI":[14,64],"testing.":[15],"However,":[16],"significant":[17],"increase":[18],"test":[20,33,61,73],"cost":[21,34,74],"caused":[23],"accordance":[25],"with":[26],"increasing":[27],"complexity.":[29],"Recent":[30],"strategies":[31,43],"reduction":[35,75],"combine":[36],"and":[38,55],"BIST":[39,56],"techniques.":[40],"Unfortunately,":[41],"these":[42],"have":[44],"serious":[45],"constraints.":[46],"We":[47],"propose":[48],"a":[49],"new":[50],"method":[51],"that":[52],"employs":[53],"ATE":[54],"structures":[57],"apply":[59],"coded":[60],"patterns":[62],"circuits.":[65],"Results":[66],"obtained":[67],"using":[68],"practical":[69],"circuits":[70],"show":[71],"drastic":[72],"capability":[76],"the":[78],"proposed":[79],"method.":[80]},"counts_by_year":[{"year":2022,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}