{"id":"https://openalex.org/W1538299900","doi":"https://doi.org/10.1109/vtest.2003.1197666","title":"An embedded autonomous scan-based results analyzer (EARA) for SoC cores","display_name":"An embedded autonomous scan-based results analyzer (EARA) for SoC cores","publication_year":2003,"publication_date":"2003-10-31","ids":{"openalex":"https://openalex.org/W1538299900","doi":"https://doi.org/10.1109/vtest.2003.1197666","mag":"1538299900"},"language":"en","primary_location":{"id":"doi:10.1109/vtest.2003.1197666","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2003.1197666","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 21st VLSI Test Symposium, 2003.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084749652","display_name":"M. Nahvi","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"M. Nahvi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","Dept. of Electr. & Comput. Eng., British Columbia Univ., Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., British Columbia Univ., Canada#TAB#","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062724257","display_name":"A. Ivanov","orcid":"https://orcid.org/0000-0002-0882-6750"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"A. Ivanov","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","Dept. of Electr. & Comput. Eng., British Columbia Univ., Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., British Columbia Univ., Canada#TAB#","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5084749652"],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":0.5031,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.63166098,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"293","last_page":"298"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7340682744979858},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6920628547668457},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.596568763256073},{"id":"https://openalex.org/keywords/spectrum-analyzer","display_name":"Spectrum analyzer","score":0.45427262783050537},{"id":"https://openalex.org/keywords/test-data","display_name":"Test data","score":0.4528936743736267},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4385245442390442},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3678797483444214},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.12592634558677673}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7340682744979858},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6920628547668457},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.596568763256073},{"id":"https://openalex.org/C158007255","wikidata":"https://www.wikidata.org/wiki/Q1055222","display_name":"Spectrum analyzer","level":2,"score":0.45427262783050537},{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.4528936743736267},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4385245442390442},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3678797483444214},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.12592634558677673},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vtest.2003.1197666","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2003.1197666","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 21st VLSI Test Symposium, 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1595368737","https://openalex.org/W2055927514","https://openalex.org/W2099502153","https://openalex.org/W2122955150","https://openalex.org/W2128038056","https://openalex.org/W2149787624","https://openalex.org/W2503952136"],"related_works":["https://openalex.org/W2391061712","https://openalex.org/W2094171095","https://openalex.org/W4231462422","https://openalex.org/W2546380746","https://openalex.org/W2065289416","https://openalex.org/W2017236304","https://openalex.org/W2115579119","https://openalex.org/W2136854845","https://openalex.org/W2163486680","https://openalex.org/W2111035841"],"abstract_inverted_index":{"Relying":[0],"solely":[1],"upon":[2],"external":[3],"ATE":[4,52],"resources":[5,53],"for":[6],"scan":[7],"test":[8,59,64,70,91,96],"in":[9,35],"complex":[10],"SoC":[11,114],"designs":[12],"is":[13],"increasingly":[14],"difficult.":[15],"In":[16,79],"this":[17,80],"work,":[18,81],"we":[19,82],"develop":[20],"the":[21,49,87,95],"concept":[22],"and":[23,47,62,67],"implementation":[24,104],"of":[25,51,89,106,113],"an":[26],"embedded":[27,77],"autonomous":[28,39],"results":[29,92,105],"analyzer":[30],"(EARA)":[31],"to":[32,76,85,98,110],"be":[33],"used":[34],"our":[36],"modified":[37],"dedicated":[38],"scan-based":[40],"testing":[41],"(DAST)":[42],"methodology.":[43],"DAST":[44,84],"introduces":[45],"hierarchy":[46],"separates":[48],"functionality":[50],"into":[54],"two":[55],"distinctive":[56],"classes:":[57],"a)":[58],"data":[60,65,71],"communication;":[61],"b)":[63],"control":[66],"observation.":[68],"Consequently,":[69],"control/observation":[72],"functions":[73],"are":[74],"transferred":[75],"blocks.":[78],"extend":[83],"include":[86],"sending":[88],"expected":[90],"along":[93],"with":[94],"stimulus":[97],"enable":[99],"on-chip":[100],"comparison.":[101],"We":[102],"present":[103],"EARA":[107],"when":[108],"applied":[109],"a":[111],"number":[112],"benchmarks.":[115]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}