{"id":"https://openalex.org/W1530901360","doi":"https://doi.org/10.1109/vtest.2003.1197655","title":"Deterministic test vector decompression in software using linear operations [SOC testing]","display_name":"Deterministic test vector decompression in software using linear operations [SOC testing]","publication_year":2003,"publication_date":"2003-10-31","ids":{"openalex":"https://openalex.org/W1530901360","doi":"https://doi.org/10.1109/vtest.2003.1197655","mag":"1530901360"},"language":"en","primary_location":{"id":"doi:10.1109/vtest.2003.1197655","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2003.1197655","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 21st VLSI Test Symposium, 2003.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067005185","display_name":"K.J. Balakrishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K.J. Balakrishnan","raw_affiliation_strings":["Computer Engineering Research Center, Department of Electrical and Computer Engineering, University of Technology, Austin, TX, USA","Dept. of Electr. & Comput. Eng., Texas Univ., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Research Center, Department of Electrical and Computer Engineering, University of Technology, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Texas Univ., Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012356472","display_name":"Nur A. Touba","orcid":"https://orcid.org/0000-0001-5083-6701"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N.A. Touba","raw_affiliation_strings":["Computer Engineering Research Center, Department of Electrical and Computer Engineering, University of Technology, Austin, TX, USA","Dept. of Electr. & Comput. Eng., Texas Univ., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Research Center, Department of Electrical and Computer Engineering, University of Technology, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Texas Univ., Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":1.1623,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.76134301,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"225","last_page":"231"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9922000169754028,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6888706088066101},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.6334447860717773},{"id":"https://openalex.org/keywords/test-vector","display_name":"Test vector","score":0.5732582807540894},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5127967000007629},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4687606990337372},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.452680766582489},{"id":"https://openalex.org/keywords/word","display_name":"Word (group theory)","score":0.4504760205745697},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4273528456687927},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42151254415512085},{"id":"https://openalex.org/keywords/test-data","display_name":"Test data","score":0.41924065351486206},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4186874032020569},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3311389684677124},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.3081066906452179},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1663459837436676},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12524202466011047},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.0933023989200592},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08880406618118286},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08461153507232666},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.08173578977584839}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6888706088066101},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.6334447860717773},{"id":"https://openalex.org/C100767440","wikidata":"https://www.wikidata.org/wiki/Q7705816","display_name":"Test vector","level":3,"score":0.5732582807540894},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5127967000007629},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4687606990337372},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.452680766582489},{"id":"https://openalex.org/C90805587","wikidata":"https://www.wikidata.org/wiki/Q10944557","display_name":"Word (group theory)","level":2,"score":0.4504760205745697},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4273528456687927},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42151254415512085},{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.41924065351486206},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4186874032020569},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3311389684677124},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.3081066906452179},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1663459837436676},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12524202466011047},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0933023989200592},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08880406618118286},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08461153507232666},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.08173578977584839},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vtest.2003.1197655","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2003.1197655","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 21st VLSI Test Symposium, 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2147986372","https://openalex.org/W2091533492","https://openalex.org/W2074302528","https://openalex.org/W1588361197","https://openalex.org/W1991935474","https://openalex.org/W2098752843","https://openalex.org/W1979305473","https://openalex.org/W2028462208","https://openalex.org/W2134369540","https://openalex.org/W2128148266"],"abstract_inverted_index":{"A":[0],"new":[1],"software-based":[2,87,157],"test":[3,15,27,67,73,112,123,139,158],"vector":[4,159],"compression":[5],"technique":[6],"is":[7],"proposed":[8,56,99,146],"for":[9,97,136,156],"using":[10],"an":[11],"embedded":[12],"processor":[13,36],"to":[14,29,48,63],"the":[16,30,35,43,49,65,70,84,98,104,111,122,145],"other":[17],"components":[18],"of":[19,52,79,86,107],"a":[20,38,77,127],"system-on-a-chip":[21],"(SOC).":[22],"The":[23,55,94,129],"tester":[24],"transfers":[25],"compressed":[26,66],"data":[28,44,68],"processor's":[31],"on-chip":[32],"memory,":[33],"and":[34,45],"executes":[37],"small":[39],"program":[40,131],"which":[41],"decompresses":[42],"applies":[46],"it":[47],"scan":[50],"chains":[51],"each":[53],"core-under-test.":[54],"decompression":[57,130],"procedure":[58,125],"uses":[59],"word-based":[60],"linear":[61,88],"operations":[62],"expand":[64],"into":[69],"corresponding":[71],"deterministic":[72],"vectors.":[74],"It":[75],"has":[76],"number":[78,106],"nice":[80],"features":[81],"that":[82,144],"overcome":[83],"drawbacks":[85],"feedback":[89],"shift":[90],"register":[91],"(LFSR)":[92],"reseeding.":[93],"storage":[95],"requirements":[96],"approach":[100,147],"depend":[101],"only":[102],"on":[103,118],"total":[105],"specified":[108],"bits":[109],"in":[110],"set.":[113],"There":[114],"are":[115],"no":[116],"restrictions":[117],"static":[119],"compaction":[120],"or":[121],"generation":[124],"as":[126],"whole.":[128],"can":[132],"be":[133],"easily":[134],"reused":[135],"applying":[137],"different":[138],"sets.":[140],"Experimental":[141],"results":[142,155],"demonstrate":[143],"compares":[148],"very":[149],"favorably":[150],"with":[151],"all":[152],"previously":[153],"published":[154],"decompression.":[160]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}