{"id":"https://openalex.org/W2148932348","doi":"https://doi.org/10.1109/vtest.2003.1197647","title":"Testing SoC interconnects for signal integrity using boundary scan","display_name":"Testing SoC interconnects for signal integrity using boundary scan","publication_year":2003,"publication_date":"2003-10-31","ids":{"openalex":"https://openalex.org/W2148932348","doi":"https://doi.org/10.1109/vtest.2003.1197647","mag":"2148932348"},"language":"en","primary_location":{"id":"doi:10.1109/vtest.2003.1197647","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2003.1197647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 21st VLSI Test Symposium, 2003.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082612149","display_name":"M.H. Tehranipour","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.H. Tehranipour","raw_affiliation_strings":["Center for Integrated Circuits & Systems, University of Texas, Dallas, Richardson, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Integrated Circuits & Systems, University of Texas, Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064790997","display_name":"Nisar Ahmed","orcid":"https://orcid.org/0000-0002-6397-4860"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Ahmed","raw_affiliation_strings":["Center for Integrated Circuits & Systems, University of Texas, Dallas, Richardson, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Integrated Circuits & Systems, University of Texas, Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040401289","display_name":"Mehrdad Nourani","orcid":"https://orcid.org/0000-0001-5077-4424"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Nourani","raw_affiliation_strings":["Center for Integrated Circuits & Systems, University of Texas, Dallas, Richardson, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Integrated Circuits & Systems, University of Texas, Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I162577319"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":48,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"158","last_page":"163"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.8596444129943848},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.8417917490005493},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.617032527923584},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5986950993537903},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.48475930094718933},{"id":"https://openalex.org/keywords/distortion","display_name":"Distortion (music)","score":0.4822119474411011},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47193118929862976},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4700918197631836},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4351175129413605},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.43397748470306396},{"id":"https://openalex.org/keywords/compression","display_name":"Compression (physics)","score":0.4195239543914795},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37841176986694336},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.32558444142341614},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2765573263168335},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.20223340392112732},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.13323163986206055},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.12170514464378357},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08155187964439392}],"concepts":[{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.8596444129943848},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.8417917490005493},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.617032527923584},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5986950993537903},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.48475930094718933},{"id":"https://openalex.org/C126780896","wikidata":"https://www.wikidata.org/wiki/Q899871","display_name":"Distortion (music)","level":4,"score":0.4822119474411011},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47193118929862976},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4700918197631836},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4351175129413605},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.43397748470306396},{"id":"https://openalex.org/C180016635","wikidata":"https://www.wikidata.org/wiki/Q2712821","display_name":"Compression (physics)","level":2,"score":0.4195239543914795},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37841176986694336},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.32558444142341614},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2765573263168335},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.20223340392112732},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.13323163986206055},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.12170514464378357},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08155187964439392},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vtest.2003.1197647","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2003.1197647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 21st VLSI Test Symposium, 2003.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.58.4311","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.58.4311","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.utdallas.edu/~nourani/Research/signal_integrity/vts_03.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4300000071525574,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1931735787","https://openalex.org/W1998210153","https://openalex.org/W2028504835","https://openalex.org/W2032266940","https://openalex.org/W2077018692","https://openalex.org/W2077913405","https://openalex.org/W2097811636","https://openalex.org/W2098706146","https://openalex.org/W2100783269","https://openalex.org/W2103123542","https://openalex.org/W2106168849","https://openalex.org/W2116829289","https://openalex.org/W2120094593","https://openalex.org/W2126854937","https://openalex.org/W2128823151","https://openalex.org/W2132409587","https://openalex.org/W2132747598","https://openalex.org/W2133040214","https://openalex.org/W2138011667","https://openalex.org/W2140391578","https://openalex.org/W2142636375","https://openalex.org/W2150153665","https://openalex.org/W2152205271","https://openalex.org/W2153410728","https://openalex.org/W2154811899","https://openalex.org/W2155569707","https://openalex.org/W2160131423","https://openalex.org/W2166053532","https://openalex.org/W4242674290","https://openalex.org/W6675620916","https://openalex.org/W6683203499"],"related_works":["https://openalex.org/W4248261085","https://openalex.org/W2099238640","https://openalex.org/W2159819440","https://openalex.org/W2148932348","https://openalex.org/W2914537975","https://openalex.org/W1976968659","https://openalex.org/W2036853370","https://openalex.org/W2040040963","https://openalex.org/W1893156667","https://openalex.org/W1527836777"],"abstract_inverted_index":{"As":[0],"the":[1,9,15,19,53,73,78,87,120],"technology":[2],"is":[3,12,29,98],"shrinking":[4],"toward":[5],"50":[6],"nm":[7],"and":[8,25,71,90],"working":[10],"frequency":[11],"going":[13],"into":[14],"multi":[16],"Gigahertz":[17],"range,":[18],"effect":[20],"of":[21,27,37],"interconnects":[22,42],"on":[23,40],"functionality":[24],"performance":[26],"system-on-chips":[28],"becoming":[30],"dominant.":[31],"More":[32],"specifically,":[33],"distortion":[34],"(integrity":[35],"loss)":[36],"signals":[38],"traveling":[39],"high-speed":[41],"can":[43,91,112],"no":[44],"longer":[45],"be":[46,92,113],"ignored.":[47],"In":[48],"this":[49],"paper,":[50],"we":[51],"extend":[52],"conventional":[54],"boundary":[55],"scan":[56],"architecture":[57,69,83],"to":[58,118],"allow":[59],"testing":[60],"signal":[61],"integrity":[62,74],"in":[63],"SoC":[64,96],"interconnects.":[65],"Our":[66],"extended":[67],"JTAG":[68,88],"collects":[70],"outputs":[72],"loss":[75],"information":[76],"using":[77],"enhanced":[79],"observation":[80],"cells.":[81],"The":[82],"fully":[84],"complies":[85],"with":[86],"standard":[89],"adopted":[93],"by":[94,115],"any":[95],"that":[97,111],"IEEE":[99],"1149.1":[100],"compliant.":[101],"We":[102],"also":[103],"propose":[104],"a":[105],"simple":[106],"yet":[107],"efficient":[108],"compression":[109],"scheme":[110],"employed":[114],"an":[116],"ATE":[117],"minimize":[119],"scan-in":[121],"delivery":[122],"time.":[123]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}