{"id":"https://openalex.org/W2165446236","doi":"https://doi.org/10.1109/vtest.2003.1197644","title":"Automatic configuration generation for FPGA interconnect testing","display_name":"Automatic configuration generation for FPGA interconnect testing","publication_year":2003,"publication_date":"2003-10-31","ids":{"openalex":"https://openalex.org/W2165446236","doi":"https://doi.org/10.1109/vtest.2003.1197644","mag":"2165446236"},"language":"en","primary_location":{"id":"doi:10.1109/vtest.2003.1197644","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2003.1197644","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 21st VLSI Test Symposium, 2003.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064445713","display_name":"Mehdi B. Tahoori","orcid":"https://orcid.org/0000-0002-8829-5610"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"M.B. Tahoori","raw_affiliation_strings":["Center for Reliable Computing, University of Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Center for Reliable Computing, University of Stanford, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036312663","display_name":"Subhasish Mitra","orcid":"https://orcid.org/0000-0002-5572-5194"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Mitra","raw_affiliation_strings":["Intel Corporation, Sacramento, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Sacramento, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5064445713"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.8451,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.93704092,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"134","last_page":"139"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8649712204933167},{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.7947705388069153},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7562220692634583},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6827934980392456},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.652717113494873},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.621472954750061},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5761998891830444},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3299744725227356},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.329401433467865},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09415116906166077}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8649712204933167},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.7947705388069153},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7562220692634583},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6827934980392456},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.652717113494873},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.621472954750061},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5761998891830444},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3299744725227356},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.329401433467865},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09415116906166077}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vtest.2003.1197644","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2003.1197644","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 21st VLSI Test Symposium, 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1524961204","https://openalex.org/W1573539205","https://openalex.org/W1637395447","https://openalex.org/W1914809015","https://openalex.org/W1916533169","https://openalex.org/W1971726880","https://openalex.org/W2108529592","https://openalex.org/W2118980105","https://openalex.org/W2136658794","https://openalex.org/W2137337804","https://openalex.org/W2153887537","https://openalex.org/W2156443301","https://openalex.org/W2162529266","https://openalex.org/W2163865290","https://openalex.org/W2752885492","https://openalex.org/W6643070403","https://openalex.org/W6684360715","https://openalex.org/W7029321148"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2170552397","https://openalex.org/W2540393334","https://openalex.org/W2390042878","https://openalex.org/W2062932566","https://openalex.org/W2085828379","https://openalex.org/W2271847574","https://openalex.org/W2017144313"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2],"new":[3],"automatic":[4],"test":[5,40],"configuration":[6],"generation":[7],"technique":[8,20],"for":[9],"manufacturing":[10],"testing":[11],"of":[12,15,23,48,58],"interconnect":[13],"network":[14],"SRAM-based":[16],"FPGA":[17],"architectures.":[18],"The":[19],"guarantees":[21],"detection":[22],"open":[24,51],"and":[25,32,52],"bridging":[26,53],"faults":[27,54],"in":[28,35,55],"all":[29],"wiring":[30],"channels":[31],"programmable":[33],"switches":[34],"the":[36,56],"interconnects.":[37],"Only":[38],"8":[39],"configurations":[41],"are":[42],"required":[43],"to":[44],"achieve":[45],"100%":[46],"coverage":[47],"stuck-open,":[49],"stuck-closed,":[50],"interconnects":[57],"Xilinx":[59],"Virtex":[60],"FPGAs.":[61]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":4},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2025-10-10T00:00:00"}