{"id":"https://openalex.org/W1538074054","doi":"https://doi.org/10.1109/vtcspring.2015.7145693","title":"Analysis and Implementation of the Semi-Global Matching 3D Vision Algorithm Using Code Transformations and High-Level Synthesis","display_name":"Analysis and Implementation of the Semi-Global Matching 3D Vision Algorithm Using Code Transformations and High-Level Synthesis","publication_year":2015,"publication_date":"2015-05-01","ids":{"openalex":"https://openalex.org/W1538074054","doi":"https://doi.org/10.1109/vtcspring.2015.7145693","mag":"1538074054"},"language":"en","primary_location":{"id":"doi:10.1109/vtcspring.2015.7145693","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtcspring.2015.7145693","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 81st Vehicular Technology Conference (VTC Spring)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046608206","display_name":"Affaq Qamar","orcid":"https://orcid.org/0000-0002-4350-4677"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Affaq Qamar","raw_affiliation_strings":["Department of Electronics and Telecommunication, Politecnico di Torino, ITALY","Dept. of Electron. & Telecommun., Politec. di Torino, Turin, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication, Politecnico di Torino, ITALY","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dept. of Electron. & Telecommun., Politec. di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037596497","display_name":"Fahad Bin Muslim","orcid":"https://orcid.org/0000-0002-4153-360X"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Fahad Bin Muslim","raw_affiliation_strings":["Department of Electronics and Telecommunication, Politecnico di Torino, ITALY","Dept. of Electron. & Telecommun., Politec. di Torino, Turin, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication, Politecnico di Torino, ITALY","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dept. of Electron. & Telecommun., Politec. di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050365912","display_name":"Luciano Lavagno","orcid":"https://orcid.org/0000-0002-9762-6522"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luciano Lavagno","raw_affiliation_strings":["Department of Electronics and Telecommunication, Politecnico di Torino, ITALY","Dept. of Electron. & Telecommun., Politec. di Torino, Turin, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication, Politecnico di Torino, ITALY","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dept. of Electron. & Telecommun., Politec. di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":1.647,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.80436487,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10191","display_name":"Robotics and Sensor-Based Localization","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7930469512939453},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7540686130523682},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.7404554486274719},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6692459583282471},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4800618588924408},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4726777672767639},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46350234746932983},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.4559810757637024},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.448998361825943},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.44575923681259155},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.44123682379722595},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.399862676858902},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3090674877166748},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1814529001712799},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10482829809188843},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10362985730171204}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7930469512939453},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7540686130523682},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.7404554486274719},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6692459583282471},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4800618588924408},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4726777672767639},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46350234746932983},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.4559810757637024},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.448998361825943},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.44575923681259155},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.44123682379722595},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.399862676858902},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3090674877166748},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1814529001712799},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10482829809188843},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10362985730171204},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vtcspring.2015.7145693","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtcspring.2015.7145693","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 81st Vehicular Technology Conference (VTC Spring)","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:2648211","is_oa":false,"landing_page_url":"http://porto.polito.it/2648211/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1550-2252","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1557515246","https://openalex.org/W1972821547","https://openalex.org/W1980331539","https://openalex.org/W2003173418","https://openalex.org/W2005609748","https://openalex.org/W2039548306","https://openalex.org/W2046679083","https://openalex.org/W2082560910","https://openalex.org/W2117418775","https://openalex.org/W2147555557","https://openalex.org/W3146054601","https://openalex.org/W4233035441","https://openalex.org/W6660188515","https://openalex.org/W6662051672"],"related_works":["https://openalex.org/W2752828786","https://openalex.org/W2242433395","https://openalex.org/W2544073398","https://openalex.org/W2579932084","https://openalex.org/W2548514518","https://openalex.org/W2106574988","https://openalex.org/W2517347894","https://openalex.org/W3206586607","https://openalex.org/W2802530065","https://openalex.org/W1831349210"],"abstract_inverted_index":{"High-level":[0],"synthesis":[1],"(HLS)":[2],"offers":[3],"several":[4,166],"advantages,":[5],"such":[6],"as":[7,129],"faster":[8],"simulation":[9],"run-time":[10],"and":[11,73,92,208],"better":[12],"design":[13,147,159,194],"re-use,":[14],"thanks":[15],"to":[16,26,66,69,95,114,134,149,152,177,184],"the":[17,28,76,80,88,96,101,104,109,119,123,135,154,172],"higher":[18],"level":[19],"of":[20,79,122,206],"abstraction.":[21],"This":[22,84,144],"work":[23],"uses":[24],"HLS":[25],"implement":[27],"Semi-Global":[29],"Matching":[30],"(SGM)":[31],"algorithm,":[32],"which":[33,64,181],"is":[34,48,182],"frequently":[35],"used":[36,60],"in":[37,125],"stereo":[38],"vision":[39],"systems,":[40],"e.g.":[41],"for":[42],"automotive":[43],"applications.":[44],"The":[45,55,132,158],"hardware":[46],"implementation":[47,180],"based":[49],"on":[50,82],"a":[51,141,185,201],"Xilinx\u00aeVirtex":[52],"7":[53],"FPGA.":[54],"initial":[56,110],"algorithmic":[57],"\u201cgolden\u201d":[58],"model":[59],"very":[61,186,190,202],"large":[62],"arrays,":[63],"had":[65,113,196],"be":[67,115,150],"mapped":[68],"an":[70,179],"external":[71],"DRAM":[72,102,136],"brought":[74],"into":[75,128],"on-chip":[77,105],"RAM":[78],"FPGA":[81],"demand.":[83],"required":[85],"both":[86],"adding":[87],"memory":[89],"transfer":[90],"loops":[91],"inserting":[93],"calls":[94],"AXI":[97],"transactors":[98],"that":[99,195],"access":[100,133],"through":[103],"DDR":[106],"slave.":[107],"Moreover,":[108],"single-threaded":[111],"algorithm":[112],"parallelized,":[116],"by":[117,164],"converting":[118],"top-level":[120],"sweeps":[121],"image":[124],"eight":[126],"directions":[127],"many":[130],"threads.":[131],"was":[137,161,175],"then":[138],"managed":[139],"with":[140],"centralized":[142],"controller.":[143],"modified":[145],"SystemC":[146],"proved":[148],"suitable":[151],"achieve":[153],"target":[155],"real-time":[156],"performance.":[157],"space":[160],"thus":[162],"explored":[163],"making":[165],"fairly":[167],"different":[168],"micro-architectural":[169],"choices.":[170],"In":[171],"end,":[173],"it":[174],"possible":[176],"obtain":[178],"comparable":[183],"efficient":[187],"(and":[188],"hence":[189],"inflexible)":[191],"manual":[192],"RTL":[193],"been":[197],"previously":[198],"developed,":[199],"including":[200],"sophisticated":[203],"fine-grained":[204],"management":[205],"data":[207],"computation.":[209]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}