{"id":"https://openalex.org/W2005740596","doi":"https://doi.org/10.1109/vtcspring.2013.6691879","title":"An FPGA Software Defined Radio Platform with a High-Level Synthesis Design Flow","display_name":"An FPGA Software Defined Radio Platform with a High-Level Synthesis Design Flow","publication_year":2013,"publication_date":"2013-06-01","ids":{"openalex":"https://openalex.org/W2005740596","doi":"https://doi.org/10.1109/vtcspring.2013.6691879","mag":"2005740596"},"language":"en","primary_location":{"id":"doi:10.1109/vtcspring.2013.6691879","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtcspring.2013.6691879","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 77th Vehicular Technology Conference (VTC Spring)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086123182","display_name":"Vaibhav Bhatnagar","orcid":"https://orcid.org/0000-0001-6177-1069"},"institutions":[{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]},{"id":"https://openalex.org/I56067802","display_name":"Universit\u00e9 de Rennes","ror":"https://ror.org/015m7wh34","country_code":"FR","type":"education","lineage":["https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Vaibhav Bhatnagar","raw_affiliation_strings":["IRISA, Universit\u00e8 of Rennes 1, France","Inria, University of Rennes 1, Rennes, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IRISA, Universit\u00e8 of Rennes 1, France","institution_ids":["https://openalex.org/I2802519937"]},{"raw_affiliation_string":"Inria, University of Rennes 1, Rennes, France","institution_ids":["https://openalex.org/I56067802"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065794046","display_name":"Ganda Stephane Ouedraogo","orcid":null},"institutions":[{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]},{"id":"https://openalex.org/I56067802","display_name":"Universit\u00e9 de Rennes","ror":"https://ror.org/015m7wh34","country_code":"FR","type":"education","lineage":["https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Ganda Stephane Ouedraogo","raw_affiliation_strings":["IRISA, Universit\u00e8 of Rennes 1, France","Inria, University of Rennes 1, Rennes, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IRISA, Universit\u00e8 of Rennes 1, France","institution_ids":["https://openalex.org/I2802519937"]},{"raw_affiliation_string":"Inria, University of Rennes 1, Rennes, France","institution_ids":["https://openalex.org/I56067802"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002337802","display_name":"Matthieu Gautier","orcid":"https://orcid.org/0000-0003-4008-749X"},"institutions":[{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]},{"id":"https://openalex.org/I56067802","display_name":"Universit\u00e9 de Rennes","ror":"https://ror.org/015m7wh34","country_code":"FR","type":"education","lineage":["https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Matthieu Gautier","raw_affiliation_strings":["IRISA, Universit\u00e8 of Rennes 1, France","Inria, University of Rennes 1, Rennes, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IRISA, Universit\u00e8 of Rennes 1, France","institution_ids":["https://openalex.org/I2802519937"]},{"raw_affiliation_string":"Inria, University of Rennes 1, Rennes, France","institution_ids":["https://openalex.org/I56067802"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085504646","display_name":"Arnaud Carer","orcid":null},"institutions":[{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]},{"id":"https://openalex.org/I56067802","display_name":"Universit\u00e9 de Rennes","ror":"https://ror.org/015m7wh34","country_code":"FR","type":"education","lineage":["https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Arnaud Carer","raw_affiliation_strings":["IRISA, Universit\u00e8 of Rennes 1, France","Inria, University of Rennes 1, Rennes, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IRISA, Universit\u00e8 of Rennes 1, France","institution_ids":["https://openalex.org/I2802519937"]},{"raw_affiliation_string":"Inria, University of Rennes 1, Rennes, France","institution_ids":["https://openalex.org/I56067802"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012353019","display_name":"Olivier Sentieys","orcid":"https://orcid.org/0000-0003-4334-6418"},"institutions":[{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]},{"id":"https://openalex.org/I56067802","display_name":"Universit\u00e9 de Rennes","ror":"https://ror.org/015m7wh34","country_code":"FR","type":"education","lineage":["https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Olivier Sentieys","raw_affiliation_strings":["IRISA, Universit\u00e8 of Rennes 1, France","Inria, University of Rennes 1, Rennes, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IRISA, Universit\u00e8 of Rennes 1, France","institution_ids":["https://openalex.org/I2802519937"]},{"raw_affiliation_string":"Inria, University of Rennes 1, Rennes, France","institution_ids":["https://openalex.org/I56067802"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7495533227920532},{"id":"https://openalex.org/keywords/software-defined-radio","display_name":"Software-defined radio","score":0.7345143556594849},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7213178277015686},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6565070748329163},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6430093050003052},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.5767146944999695},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5242472290992737},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5230294466018677},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5141799449920654},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5098373293876648},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.49408748745918274},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.4585205912590027},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.44290992617607117},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.4397767186164856},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17797836661338806},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1358342468738556},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10416001081466675}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7495533227920532},{"id":"https://openalex.org/C171115542","wikidata":"https://www.wikidata.org/wiki/Q1331892","display_name":"Software-defined radio","level":2,"score":0.7345143556594849},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7213178277015686},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6565070748329163},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6430093050003052},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.5767146944999695},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5242472290992737},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5230294466018677},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5141799449920654},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5098373293876648},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.49408748745918274},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.4585205912590027},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.44290992617607117},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.4397767186164856},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17797836661338806},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1358342468738556},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10416001081466675},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vtcspring.2013.6691879","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtcspring.2013.6691879","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 77th Vehicular Technology Conference (VTC Spring)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322727","display_name":"Minist\u00e8re de l'Education Nationale, de l'Enseignement Superieur et de la Recherche","ror":"https://ror.org/03sjk9a61"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W200320269","https://openalex.org/W1506205081","https://openalex.org/W1597930007","https://openalex.org/W2008774324","https://openalex.org/W2105327869","https://openalex.org/W2124203285","https://openalex.org/W2138857312","https://openalex.org/W2166029537","https://openalex.org/W4239588463","https://openalex.org/W6635659932","https://openalex.org/W6680176908"],"related_works":["https://openalex.org/W2461217932","https://openalex.org/W3206653210","https://openalex.org/W2134941280","https://openalex.org/W2269990635","https://openalex.org/W2543290882","https://openalex.org/W2535403365","https://openalex.org/W2295153704","https://openalex.org/W3013057549","https://openalex.org/W1980040075","https://openalex.org/W1490270176"],"abstract_inverted_index":{"Software":[0],"defined":[1],"radio":[2,43],"(SDR)":[3],"opens":[4],"a":[5,26,33,39,67,91,104,121],"new":[6],"door":[7],"to":[8,101,103,125],"future":[9,129],"Internet":[10],"of":[11,16,21,29,128],"Things":[12],"with":[13,46],"higher":[14],"degree":[15],"designing":[17,48,117,123],"flexibility":[18],"in":[19],"context":[20],"wireless":[22,30,130],"system":[23],"development.":[24],"Prototyping":[25],"remote":[27],"implementation":[28],"protocols":[31],"on":[32,71,86],"hardware":[34],"over":[35],"the":[36,87,96,112],"web":[37],"requires":[38],"highly":[40],"versatile":[41],"software":[42],"platform":[44,64,89],"along":[45],"laid-back":[47],"tools.":[49,75],"To":[50],"this":[51],"aim,":[52],"an":[53],"FPGA-based":[54],"SDR":[55,114],"scheme":[56],"has":[57,83,115],"been":[58,84,99],"proposed":[59,88,113],"combining":[60],"Virtex-6":[61],"Perseus":[62],"6010":[63],"capabilities":[65],"and":[66],"design":[68,109],"flow":[69],"based":[70],"High-Level":[72],"Synthesis":[73],"(HLS)":[74],"A":[76],"full":[77],"IEEE":[78],"802.15.4":[79],"(ZigBee)":[80],"physical":[81],"layer":[82],"implemented":[85],"from":[90],"C-language":[92],"dataflow":[93],"specification.":[94],"All":[95],"results":[97],"have":[98],"analyzed":[100],"lead":[102],"fair":[105],"comparison":[106],"between":[107],"different":[108],"flows.":[110],"Although":[111],"some":[116],"issues,":[118],"it":[119],"shows":[120],"noticeable":[122],"potentiality":[124],"flexible":[126],"prototyping":[127],"systems.":[131]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}
