{"id":"https://openalex.org/W4406267168","doi":"https://doi.org/10.1109/vtc2024-fall63153.2024.10757597","title":"LLM for Complex Signal Processing in FPGA-based Software Defined Radios: A Case Study on FFT","display_name":"LLM for Complex Signal Processing in FPGA-based Software Defined Radios: A Case Study on FFT","publication_year":2024,"publication_date":"2024-10-07","ids":{"openalex":"https://openalex.org/W4406267168","doi":"https://doi.org/10.1109/vtc2024-fall63153.2024.10757597"},"language":"en","primary_location":{"id":"doi:10.1109/vtc2024-fall63153.2024.10757597","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtc2024-fall63153.2024.10757597","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 100th Vehicular Technology Conference (VTC2024-Fall)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079713361","display_name":"Yuyang Du","orcid":"https://orcid.org/0000-0001-9213-9875"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yuyang Du","raw_affiliation_strings":["The Chinese University of Hong Kong,China"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong,China","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100825059","display_name":"Hongyu Deng","orcid":"https://orcid.org/0009-0003-5935-9050"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongyu Deng","raw_affiliation_strings":["The Chinese University of Hong Kong,China"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong,China","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019164720","display_name":"Soung Chang Liew","orcid":"https://orcid.org/0000-0001-7055-6483"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Soung Chang Liew","raw_affiliation_strings":["The Chinese University of Hong Kong,China"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong,China","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037069274","display_name":"Yulin Shao","orcid":"https://orcid.org/0000-0002-6300-3175"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I6469544","display_name":"City University of Macau","ror":"https://ror.org/04gpd4q15","country_code":"MO","type":"education","lineage":["https://openalex.org/I6469544"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Yulin Shao","raw_affiliation_strings":["University of Macau,China"],"affiliations":[{"raw_affiliation_string":"University of Macau,China","institution_ids":["https://openalex.org/I6469544","https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102880297","display_name":"Kexin Chen","orcid":"https://orcid.org/0000-0002-6213-5512"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kexin Chen","raw_affiliation_strings":["The Chinese University of Hong Kong,China"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong,China","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100327671","display_name":"He Chen","orcid":"https://orcid.org/0000-0001-8886-9680"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"He Chen","raw_affiliation_strings":["The Chinese University of Hong Kong,China"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong,China","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5079713361"],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.28434416,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9466999769210815,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9466999769210815,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.941100001335144,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9376999735832214,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7828463912010193},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.7457506060600281},{"id":"https://openalex.org/keywords/software-defined-radio","display_name":"Software-defined radio","score":0.740082859992981},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7193058133125305},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.596916675567627},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5207917094230652},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4566686451435089},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4523797631263733},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4432965815067291},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4222770929336548},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3902463912963867},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.19718846678733826},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11750981211662292},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10055938363075256},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08200377225875854}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7828463912010193},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.7457506060600281},{"id":"https://openalex.org/C171115542","wikidata":"https://www.wikidata.org/wiki/Q1331892","display_name":"Software-defined radio","level":2,"score":0.740082859992981},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7193058133125305},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.596916675567627},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5207917094230652},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4566686451435089},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4523797631263733},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4432965815067291},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4222770929336548},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3902463912963867},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.19718846678733826},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11750981211662292},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10055938363075256},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08200377225875854}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vtc2024-fall63153.2024.10757597","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtc2024-fall63153.2024.10757597","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 100th Vehicular Technology Conference (VTC2024-Fall)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1876592433","https://openalex.org/W2083269738","https://openalex.org/W2369416268","https://openalex.org/W2377364651","https://openalex.org/W2362571242","https://openalex.org/W4210376836","https://openalex.org/W4210925376","https://openalex.org/W1633995705","https://openalex.org/W2596211269","https://openalex.org/W2360384790"],"abstract_inverted_index":{"This":[0],"paper":[1],"investigates":[2],"the":[3,12,29,63,68,73,78,89,96,111,115,127,133,140,155],"potential":[4],"of":[5,14,65,143],"large":[6],"language":[7],"models":[8],"(LLMs)":[9],"in":[10,44,131,148],"accelerating":[11],"development":[13],"complex":[15,158],"signal-processing":[16,159],"algorithms":[17,52],"on":[18,53,164],"field-programmable":[19],"gate":[20],"arrays":[21],"(FPGAs)":[22],"for":[23,161],"software-defined":[24],"radio":[25],"(SDR)":[26],"systems.":[27],"Using":[28],"Fast":[30],"Fourier":[31],"Transform":[32],"(FFT)":[33],"algorithm":[34,160],"as":[35,154],"a":[36,84,101,144,151],"case":[37],"study,":[38],"we":[39,76,99],"identify":[40],"two":[41],"common":[42],"challenges":[43],"applying":[45],"LLMs":[46],"to":[47,87,118],"realize":[48],"intricate":[49],"wireless":[50,162],"communication":[51,163],"FPGA:":[54],"1)":[55],"handling":[56],"convoluted":[57],"mathematical":[58],"problems":[59],"and":[60,137],"2)":[61],"scheduling":[62],"execution":[64],"sub-modules":[66],"within":[67,114],"hardware":[69],"structure.":[70],"To":[71,94],"overcome":[72],"first":[74,156],"problem,":[75,98],"adapt":[77],"chain-of-thought":[79],"(CoT)":[80],"prompting":[81,107],"technique":[82],"with":[83],"length-limit":[85],"strategy":[86],"enhance":[88],"LLM\u2019s":[90,128],"Verilog":[91],"writing":[92],"performance.":[93],"handle":[95],"second":[97],"develop":[100],"novel":[102],"iterative":[103,112],"in-context":[104,120],"learning":[105,121],"(IICL)":[106],"scheme":[108],"that":[109],"utilizes":[110],"structure":[113],"FFT":[116,134,146],"module":[117,147],"perform":[119],"(ICL).":[122],"These":[123],"efforts":[124],"significantly":[125],"reduce":[126],"error":[129],"rate":[130],"completing":[132],"implementation":[135],"task":[136],"make":[138],"possible":[139],"successful":[141],"generation":[142],"64-point":[145],"Verilog,":[149],"marking":[150],"significant":[152],"milestone":[153],"LLM-written":[157],"FPGA.":[165]},"counts_by_year":[],"updated_date":"2025-12-21T01:58:51.020947","created_date":"2025-10-10T00:00:00"}