{"id":"https://openalex.org/W4401880595","doi":"https://doi.org/10.1109/vlsitechnologyandcir46783.2024.10631558","title":"A 25.4-27.5 GHz Ping-Pong Charge-Sharing Locking PLL Achieving 42 fs Jitter with Implicit Reference Frequency Doubling","display_name":"A 25.4-27.5 GHz Ping-Pong Charge-Sharing Locking PLL Achieving 42 fs Jitter with Implicit Reference Frequency Doubling","publication_year":2024,"publication_date":"2024-06-16","ids":{"openalex":"https://openalex.org/W4401880595","doi":"https://doi.org/10.1109/vlsitechnologyandcir46783.2024.10631558"},"language":"en","primary_location":{"id":"doi:10.1109/vlsitechnologyandcir46783.2024.10631558","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsitechnologyandcir46783.2024.10631558","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111272095","display_name":"Sayan Kumar","orcid":"https://orcid.org/0009-0004-7895-9534"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Sayan Kumar","raw_affiliation_strings":["University College,Dublin,Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University College,Dublin,Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106769671","display_name":"Patchara Sawakewang","orcid":null},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Patchara Sawakewang","raw_affiliation_strings":["University College,Dublin,Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University College,Dublin,Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050565374","display_name":"Teerachot Siriburanon","orcid":"https://orcid.org/0000-0003-1658-9596"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Teerachot Siriburanon","raw_affiliation_strings":["University College,Dublin,Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University College,Dublin,Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027017637","display_name":"Robert Bogdan Staszewski","orcid":"https://orcid.org/0000-0001-9848-1129"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Robert Bogdan Staszewski","raw_affiliation_strings":["University College,Dublin,Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University College,Dublin,Ireland","institution_ids":["https://openalex.org/I100930933"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I100930933"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9193644523620605},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7605068683624268},{"id":"https://openalex.org/keywords/charge-pump","display_name":"Charge pump","score":0.5594874620437622},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.52912437915802},{"id":"https://openalex.org/keywords/ping-pong","display_name":"Ping pong","score":0.5209080576896667},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3522472679615021},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2489795982837677},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16776081919670105},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.15119269490242004},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14197808504104614},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.12414363026618958}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9193644523620605},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7605068683624268},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.5594874620437622},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.52912437915802},{"id":"https://openalex.org/C2985464141","wikidata":"https://www.wikidata.org/wiki/Q3930","display_name":"Ping pong","level":3,"score":0.5209080576896667},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3522472679615021},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2489795982837677},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16776081919670105},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.15119269490242004},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14197808504104614},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.12414363026618958},{"id":"https://openalex.org/C2988484212","wikidata":"https://www.wikidata.org/wiki/Q43471","display_name":"Human arm","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsitechnologyandcir46783.2024.10631558","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsitechnologyandcir46783.2024.10631558","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2511498111","https://openalex.org/W66112532","https://openalex.org/W4385624389","https://openalex.org/W2979324006","https://openalex.org/W2409831949","https://openalex.org/W2369807905","https://openalex.org/W2087564251","https://openalex.org/W2036999063"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2],"ping-pong":[3],"charge-sharing":[4,17],"locking":[5],"(PP-CSL)":[6],"PLL":[7,68],"which":[8],"injects":[9],"charge":[10,53],"into":[11],"the":[12,52,65],"oscillator":[13],"tank":[14],"employing":[15],"complemen-tary":[16],"capacitors":[18],"(<tex":[19],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[20,57],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$C$</tex>":[21,58],"shared)":[22],"during":[23],"both":[24],"positive":[25],"and":[26,43],"negative":[27],"reference":[28],"clock":[29],"(fREF)":[30],"transitions,":[31],"resulting":[32],"in":[33,61],"an":[34],"implicit":[35],"2x":[36],"multiplication.":[37],"The":[38],"proposed":[39],"frequency-tracking":[40],"loop":[41],"(FTL)":[42],"duty-cycle":[44],"calibrations":[45],"(DCC)":[46],"are":[47],"achieved":[48],"simultaneously":[49],"by":[50],"moni-toring":[51],"residue":[54],"on":[55],"<tex":[56],"shared.":[59],"Implemented":[60],"28":[62],"nm":[63],"CMOS,":[64],"~27":[66],"GHz":[67],"achieves":[69],"42":[70],"fs":[71],"of":[72,81,87],"rms":[73],"jitter":[74],"while":[75],"consuming":[76],"only":[77],"14mW":[78],"with":[79],"fREF":[80],"250":[82],"MHz,":[83],"leading":[84],"to":[85],"FoMjitter-N":[86],"-276.6":[88],"dB.":[89]},"counts_by_year":[{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}