{"id":"https://openalex.org/W4401880625","doi":"https://doi.org/10.1109/vlsitechnologyandcir46783.2024.10631525","title":"A 3nm Fin-FET 19.87-Mbit/mm<sup>2</sup> 2RW Pseudo Dual-Port 6T SRAM with High-R Wire Tracking and Sequential Access Aware Dynamic Power Reduction","display_name":"A 3nm Fin-FET 19.87-Mbit/mm<sup>2</sup> 2RW Pseudo Dual-Port 6T SRAM with High-R Wire Tracking and Sequential Access Aware Dynamic Power Reduction","publication_year":2024,"publication_date":"2024-06-16","ids":{"openalex":"https://openalex.org/W4401880625","doi":"https://doi.org/10.1109/vlsitechnologyandcir46783.2024.10631525"},"language":"en","primary_location":{"id":"doi:10.1109/vlsitechnologyandcir46783.2024.10631525","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsitechnologyandcir46783.2024.10631525","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103032021","display_name":"Tomotaka Tanaka","orcid":"https://orcid.org/0009-0009-0000-227X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tomotaka Tanaka","raw_affiliation_strings":["TSMC Design Technology Japan,Yokohama,Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC Design Technology Japan,Yokohama,Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102538016","display_name":"Yuichiro Ishii","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yuichiro Ishii","raw_affiliation_strings":["TSMC Design Technology Japan,Yokohama,Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC Design Technology Japan,Yokohama,Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088276903","display_name":"Makoto Yabuuchi","orcid":"https://orcid.org/0000-0003-1515-4726"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Makoto Yabuuchi","raw_affiliation_strings":["TSMC Design Technology Japan,Yokohama,Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC Design Technology Japan,Yokohama,Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yumito Aoyagi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yumito Aoyagi","raw_affiliation_strings":["TSMC Design Technology Japan,Yokohama,Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC Design Technology Japan,Yokohama,Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083428438","display_name":"Masaya Hamada","orcid":"https://orcid.org/0000-0002-5830-5283"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Masaya Hamada","raw_affiliation_strings":["TSMC Design Technology Japan,Yokohama,Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC Design Technology Japan,Yokohama,Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112525929","display_name":"Kazuto Mizutani","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kazuto Mizutani","raw_affiliation_strings":["TSMC Design Technology Japan,Yokohama,Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC Design Technology Japan,Yokohama,Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047952713","display_name":"Koji Nii","orcid":"https://orcid.org/0000-0002-9986-5308"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Koji Nii","raw_affiliation_strings":["TSMC Design Technology Japan,Yokohama,Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC Design Technology Japan,Yokohama,Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100989173","display_name":"Hidehiro Fujiwara","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hidehiro Fujiwara","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108900246","display_name":"Isabel Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Isabel Wang","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102615711","display_name":"Hong-Chen Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hong-Chen Cheng","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102320565","display_name":"Hung-Jen Liao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-Jen Liao","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114087240","display_name":"Tsung-Yung Jonathan Chang","orcid":"https://orcid.org/0009-0007-6505-5474"},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsung-Yung Jonathan Chang","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":12,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7425,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.70976511,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7430952191352844},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6625148057937622},{"id":"https://openalex.org/keywords/megabit","display_name":"Megabit","score":0.6170976161956787},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5589345693588257},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.5396198630332947},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.49743226170539856},{"id":"https://openalex.org/keywords/fin","display_name":"Fin","score":0.47602492570877075},{"id":"https://openalex.org/keywords/tracking","display_name":"Tracking (education)","score":0.46890321373939514},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.44064486026763916},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.4272919297218323},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.41920602321624756},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4118937849998474},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.34654131531715393},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2958332896232605},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21879243850708008},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20777297019958496},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.14002856612205505}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7430952191352844},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6625148057937622},{"id":"https://openalex.org/C185177783","wikidata":"https://www.wikidata.org/wiki/Q3332814","display_name":"Megabit","level":2,"score":0.6170976161956787},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5589345693588257},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.5396198630332947},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.49743226170539856},{"id":"https://openalex.org/C91721477","wikidata":"https://www.wikidata.org/wiki/Q778612","display_name":"Fin","level":2,"score":0.47602492570877075},{"id":"https://openalex.org/C2775936607","wikidata":"https://www.wikidata.org/wiki/Q466845","display_name":"Tracking (education)","level":2,"score":0.46890321373939514},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.44064486026763916},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.4272919297218323},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.41920602321624756},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4118937849998474},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.34654131531715393},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2958332896232605},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21879243850708008},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20777297019958496},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.14002856612205505},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C19417346","wikidata":"https://www.wikidata.org/wiki/Q7922","display_name":"Pedagogy","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsitechnologyandcir46783.2024.10631525","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsitechnologyandcir46783.2024.10631525","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W4230760062","https://openalex.org/W4244605149"],"related_works":["https://openalex.org/W2045375123","https://openalex.org/W2136045454","https://openalex.org/W1909296377","https://openalex.org/W2089002058","https://openalex.org/W2172029144","https://openalex.org/W1504951709","https://openalex.org/W1521345290","https://openalex.org/W2186356227","https://openalex.org/W3011606802","https://openalex.org/W2151587677"],"abstract_inverted_index":{"A":[0],"2-read/write":[1],"(2RW)":[2],"pseudo":[3],"dual-port":[4],"(PDP)":[5],"6T":[6],"SRAM":[7,97],"is":[8,20],"developed":[9],"on":[10],"3nm":[11],"Fin-FET":[12],"technology.":[13],"To":[14],"improve":[15],"performance,":[16],"high-R":[17],"wire":[18],"tracking":[19],"introduced":[21],"to":[22,36,48,89,111],"adjust":[23],"between":[24],"margin,":[25],"obtaining":[26],"the":[27,38,41,52,66,82,100],"optimum":[28],"speed":[29],"over":[30],"various":[31],"sign-off":[32],"conditions.":[33],"In":[34],"addition,":[35],"reduce":[37],"dynamic":[39,83],"power,":[40],"pre-charge":[42],"control":[43],"circuits":[44],"are":[45,71],"newly":[46],"proposed":[47],"be":[49],"aware":[50],"of":[51,104],"1<sup":[53],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[54,58,68,107],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">st</sup>":[55],"and":[56],"2<sup":[57,67],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">nd</sup>":[59,69],"sequential":[60],"accesses.":[61],"Meaningless":[62],"bitline":[63],"pre-charges":[64],"for":[65],"access":[70],"eliminated":[72],"in":[73,85],"either":[74],"all":[75],"columns":[76],"or":[77],"se":[78],"lected":[79],"columns,":[80],"reducing":[81],"power":[84],"bitlines":[86],"by":[87],"up":[88],"43":[90],"%.":[91],"The":[92],"fabricated":[93],"288-kbit":[94],"2RW":[95],"PDP":[96,112],"macro":[98],"achieves":[99],"highest":[101],"world":[102],"record":[103],"19.87":[105],"Mbit/mm<sup":[106],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[108],"bit-density":[109],"thanks":[110],"design.":[113]},"counts_by_year":[{"year":2025,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}