{"id":"https://openalex.org/W4401880129","doi":"https://doi.org/10.1109/vlsitechnologyandcir46783.2024.10631522","title":"A 5nm 60GS/s 7b 64-Way Time Interleaved Partial Loop Unrolled SAR ADC Achieving 34dB SNDR up to 32GHz","display_name":"A 5nm 60GS/s 7b 64-Way Time Interleaved Partial Loop Unrolled SAR ADC Achieving 34dB SNDR up to 32GHz","publication_year":2024,"publication_date":"2024-06-16","ids":{"openalex":"https://openalex.org/W4401880129","doi":"https://doi.org/10.1109/vlsitechnologyandcir46783.2024.10631522"},"language":"en","primary_location":{"id":"doi:10.1109/vlsitechnologyandcir46783.2024.10631522","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsitechnologyandcir46783.2024.10631522","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053692638","display_name":"Claudio Nani","orcid":"https://orcid.org/0000-0003-1095-8506"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"C. Nani","raw_affiliation_strings":["Marvell,Pavia,Italy"],"affiliations":[{"raw_affiliation_string":"Marvell,Pavia,Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086757564","display_name":"Enrico Monaco","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"E. Monaco","raw_affiliation_strings":["Marvell,Pavia,Italy"],"affiliations":[{"raw_affiliation_string":"Marvell,Pavia,Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091877503","display_name":"N. Ghittori","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"N. Ghittori","raw_affiliation_strings":["Marvell,Pavia,Italy"],"affiliations":[{"raw_affiliation_string":"Marvell,Pavia,Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012745330","display_name":"Alessandro Bosi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Bosi","raw_affiliation_strings":["Marvell,Pavia,Italy"],"affiliations":[{"raw_affiliation_string":"Marvell,Pavia,Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009393412","display_name":"Domenico Albano","orcid":"https://orcid.org/0000-0001-7989-9861"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Albano","raw_affiliation_strings":["Marvell,Pavia,Italy"],"affiliations":[{"raw_affiliation_string":"Marvell,Pavia,Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066396524","display_name":"Claudio Asero","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"C. Asero","raw_affiliation_strings":["Marvell,Pavia,Italy"],"affiliations":[{"raw_affiliation_string":"Marvell,Pavia,Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064935492","display_name":"Nicola Codega","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"N. Codega","raw_affiliation_strings":["Marvell,Pavia,Italy"],"affiliations":[{"raw_affiliation_string":"Marvell,Pavia,Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076531236","display_name":"Alessio Di Pasquo","orcid":"https://orcid.org/0000-0002-3296-482X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Di Pasquo","raw_affiliation_strings":["Marvell,Pavia,Italy"],"affiliations":[{"raw_affiliation_string":"Marvell,Pavia,Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005618594","display_name":"Ivan Fabiano","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"I. Fabiano","raw_affiliation_strings":["Marvell,Pavia,Italy"],"affiliations":[{"raw_affiliation_string":"Marvell,Pavia,Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042037326","display_name":"Marco Garampazzi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Garampazzi","raw_affiliation_strings":["Marvell,Pavia,Italy"],"affiliations":[{"raw_affiliation_string":"Marvell,Pavia,Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053319416","display_name":"Fabrizio Giunco","orcid":"https://orcid.org/0000-0001-7799-8452"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"F. Giunco","raw_affiliation_strings":["Marvell,Pavia,Italy"],"affiliations":[{"raw_affiliation_string":"Marvell,Pavia,Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047213931","display_name":"Daniel Burgos","orcid":"https://orcid.org/0000-0003-0498-1101"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Burgos","raw_affiliation_strings":["Marvell,Pavia,Italy"],"affiliations":[{"raw_affiliation_string":"Marvell,Pavia,Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060112485","display_name":"Gabriele Minoia","orcid":"https://orcid.org/0000-0003-1130-036X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. Minoia","raw_affiliation_strings":["Marvell,Pavia,Italy"],"affiliations":[{"raw_affiliation_string":"Marvell,Pavia,Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115076727","display_name":"Paolo Rossi","orcid":"https://orcid.org/0009-0001-1435-3806"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P. Rossi","raw_affiliation_strings":["Marvell,Pavia,Italy"],"affiliations":[{"raw_affiliation_string":"Marvell,Pavia,Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007246678","display_name":"Marco Sosio","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Sosio","raw_affiliation_strings":["Marvell,Pavia,Italy"],"affiliations":[{"raw_affiliation_string":"Marvell,Pavia,Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033343623","display_name":"Lucas Vignoli","orcid":"https://orcid.org/0000-0003-3288-3568"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"L. Vignoli","raw_affiliation_strings":["Marvell,Pavia,Italy"],"affiliations":[{"raw_affiliation_string":"Marvell,Pavia,Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067217977","display_name":"Enrico Temporiti","orcid":"https://orcid.org/0000-0002-9394-2114"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"E. Temporiti","raw_affiliation_strings":["Marvell,Pavia,Italy"],"affiliations":[{"raw_affiliation_string":"Marvell,Pavia,Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023332130","display_name":"S. Scouten","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Scouten","raw_affiliation_strings":["Marvell,Pavia,Italy"],"affiliations":[{"raw_affiliation_string":"Marvell,Pavia,Italy","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037038996","display_name":"S. Jantzi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Jantzi","raw_affiliation_strings":["Marvell,Pavia,Italy"],"affiliations":[{"raw_affiliation_string":"Marvell,Pavia,Italy","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":19,"corresponding_author_ids":["https://openalex.org/A5053692638"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.7356,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.90538336,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.6611994504928589},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5442569255828857},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4414500892162323},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43066686391830444},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3255919814109802},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3082144558429718},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.18364191055297852},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1512812376022339},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1213831901550293},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09520277380943298}],"concepts":[{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.6611994504928589},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5442569255828857},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4414500892162323},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43066686391830444},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3255919814109802},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3082144558429718},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.18364191055297852},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1512812376022339},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1213831901550293},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09520277380943298},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsitechnologyandcir46783.2024.10631522","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsitechnologyandcir46783.2024.10631522","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7099999785423279}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W4230760062","https://openalex.org/W4252026737"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2935759653","https://openalex.org/W3105167352","https://openalex.org/W54078636","https://openalex.org/W2954470139","https://openalex.org/W1501425562","https://openalex.org/W2902782467","https://openalex.org/W3084825885","https://openalex.org/W2298861036"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,16],"60GS/s":[3],"7b":[4],"64-way":[5],"Time":[6],"Interleaved":[7],"(TI)":[8],"ADC":[9,66],"with":[10],"Analog":[11],"Front":[12],"End":[13],"that":[14],"features":[15],"non":[17],"binary":[18],"Partial":[19],"Loop":[20],"Unrolled":[21],"(LU)":[22],"SAR":[23,55],"SubADC":[24,41],"architecture":[25],"which":[26],"enables":[27],"optimum":[28],"comparator":[29],"noise":[30],"and":[31,65,72],"power":[32],"trade":[33],"off.":[34],"Comparator":[35],"offsets":[36],"among":[37],"comparators":[38],"of":[39],"each":[40],"are":[42],"calibrated":[43],"in":[44,53,59],"background":[45],"without":[46],"analog":[47],"hardware":[48],"overhead":[49],"by":[50],"detecting":[51],"patterns":[52],"the":[54,62],"output":[56],"decisions.":[57],"Fabricated":[58],"5nm":[60],"technology,":[61],"prototype":[63],"AFE":[64],"delivers":[67],"34.3dB":[68],"SNDR":[69],"till":[70],"32GHz":[71],"draws":[73],"109.3mW":[74],"from":[75],"0.9V":[76],"supply.":[77]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":12},{"year":2024,"cited_by_count":1}],"updated_date":"2026-03-05T09:29:38.588285","created_date":"2025-10-10T00:00:00"}