{"id":"https://openalex.org/W4286571762","doi":"https://doi.org/10.1109/vlsitechnologyandcir46769.2022.9830157","title":"An FLL-Based Clock Glitch Detector for Security Circuits in a 5nm FINFET Process","display_name":"An FLL-Based Clock Glitch Detector for Security Circuits in a 5nm FINFET Process","publication_year":2022,"publication_date":"2022-06-12","ids":{"openalex":"https://openalex.org/W4286571762","doi":"https://doi.org/10.1109/vlsitechnologyandcir46769.2022.9830157"},"language":"en","primary_location":{"id":"doi:10.1109/vlsitechnologyandcir46769.2022.9830157","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsitechnologyandcir46769.2022.9830157","pdf_url":null,"source":{"id":"https://openalex.org/S4363605407","display_name":"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035039017","display_name":"Sanquan Song","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sanquan Song","raw_affiliation_strings":["Nvidia,Santa Clara,CA,USA","Nvidia, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Nvidia,Santa Clara,CA,USA","institution_ids":["https://openalex.org/I4210127875"]},{"raw_affiliation_string":"Nvidia, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102966476","display_name":"Stephen G. Tell","orcid":"https://orcid.org/0000-0002-2166-1452"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stephen G. Tell","raw_affiliation_strings":["Nvidia,Durham,NC,USA","Nvidia, Durham, NC, USA"],"affiliations":[{"raw_affiliation_string":"Nvidia,Durham,NC,USA","institution_ids":["https://openalex.org/I4210127875"]},{"raw_affiliation_string":"Nvidia, Durham, NC, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042467215","display_name":"Brian Zimmer","orcid":"https://orcid.org/0000-0001-9997-3141"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brian Zimmer","raw_affiliation_strings":["Nvidia,Santa Clara,CA,USA","Nvidia, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Nvidia,Santa Clara,CA,USA","institution_ids":["https://openalex.org/I4210127875"]},{"raw_affiliation_string":"Nvidia, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072518849","display_name":"Sudhir S. Kudva","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhir S. Kudva","raw_affiliation_strings":["Nvidia,Santa Clara,CA,USA","Nvidia, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Nvidia,Santa Clara,CA,USA","institution_ids":["https://openalex.org/I4210127875"]},{"raw_affiliation_string":"Nvidia, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067306369","display_name":"Nikola Nedovic","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nikola Nedovic","raw_affiliation_strings":["Nvidia,Santa Clara,CA,USA","Nvidia, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Nvidia,Santa Clara,CA,USA","institution_ids":["https://openalex.org/I4210127875"]},{"raw_affiliation_string":"Nvidia, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069026297","display_name":"C. Thomas Gray","orcid":"https://orcid.org/0000-0002-5137-5617"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Thomas Gray","raw_affiliation_strings":["Nvidia,Durham,NC,USA","Nvidia, Durham, NC, USA"],"affiliations":[{"raw_affiliation_string":"Nvidia,Durham,NC,USA","institution_ids":["https://openalex.org/I4210127875"]},{"raw_affiliation_string":"Nvidia, Durham, NC, USA","institution_ids":["https://openalex.org/I4210127875"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5035039017"],"corresponding_institution_ids":["https://openalex.org/I4210127875"],"apc_list":null,"apc_paid":null,"fwci":4.1891,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.96115933,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/glitch","display_name":"Glitch","score":0.8709849715232849},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.611972987651825},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5848920941352844},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5639636516571045},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5527448058128357},{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.5467466711997986},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5256301760673523},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.47619473934173584},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.46958962082862854},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45552903413772583},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4544858932495117},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.44785481691360474},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.4207799434661865},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4046294391155243},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.3271775245666504},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.3152661919593811},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30428773164749146},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.26590263843536377},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26151251792907715},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1294795572757721},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1051739752292633}],"concepts":[{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.8709849715232849},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.611972987651825},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5848920941352844},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5639636516571045},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5527448058128357},{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.5467466711997986},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5256301760673523},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.47619473934173584},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.46958962082862854},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45552903413772583},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4544858932495117},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.44785481691360474},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.4207799434661865},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4046294391155243},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.3271775245666504},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.3152661919593811},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30428773164749146},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.26590263843536377},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26151251792907715},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1294795572757721},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1051739752292633},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsitechnologyandcir46769.2022.9830157","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsitechnologyandcir46769.2022.9830157","pdf_url":null,"source":{"id":"https://openalex.org/S4363605407","display_name":"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.5}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1985147001","https://openalex.org/W2579406140","https://openalex.org/W4236728296","https://openalex.org/W6646786583","https://openalex.org/W6732678724"],"related_works":["https://openalex.org/W28045209","https://openalex.org/W1995174288","https://openalex.org/W2071461855","https://openalex.org/W2118205354","https://openalex.org/W2138890091","https://openalex.org/W2386852732","https://openalex.org/W366862498","https://openalex.org/W4364323041","https://openalex.org/W2166576904","https://openalex.org/W4286571762"],"abstract_inverted_index":{"The":[0,76],"rapid":[1],"complexity":[2],"growth":[3],"of":[4,19,60,118],"electronic":[5],"systems":[6],"nowadays":[7],"increases":[8],"their":[9],"vulnerability":[10],"to":[11,25,67,81,94,116,130],"hacking,":[12],"such":[13],"as":[14,91,93],"fault":[15],"injection,":[16],"including":[17],"insertion":[18],"glitches":[20,96,110],"into":[21],"the":[22,61,69,83,87,109,119,125],"system":[23,62,70],"clock":[24,41,71,122],"corrupt":[26],"internal":[27],"state":[28],"through":[29,97],"timing":[30],"errors.":[31],"As":[32],"a":[33,35,102],"countermeasure,":[34],"frequency":[36,84,88],"locked":[37,89],"loop":[38],"(FLL)":[39],"based":[40],"glitch":[42],"detector":[43],"is":[44],"proposed":[45],"in":[46,101],"this":[47,55],"paper.":[48],"Regulated":[49],"from":[50,128],"an":[51],"external":[52],"supply":[53,126],"voltage,":[54],"FLL":[56],"locks":[57],"at":[58,74],"16-36X":[59],"clock,":[63],"creating":[64],"four":[65],"phases":[66],"measure":[68],"by":[72],"oversampling":[73],"64-144X.":[75],"samples":[77],"are":[78],"then":[79],"used":[80],"sense":[82],"and":[85],"close":[86],"loop,":[90],"well":[92],"detect":[95,108],"pattern":[98],"matching.":[99],"Implemented":[100],"5nm":[103],"FINFET":[104],"process,":[105],"it":[106],"can":[107],"or":[111],"pulse":[112],"width":[113],"variations":[114],"down":[115],"3.125%":[117],"input":[120],"40MHz":[121],"cycle":[123],"with":[124],"varying":[127],"0.5":[129],"1.0V.":[131]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}