{"id":"https://openalex.org/W2042193429","doi":"https://doi.org/10.1109/vlsisoc.2011.6081661","title":"An easily testable routing architecture of FPGA","display_name":"An easily testable routing architecture of FPGA","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2042193429","doi":"https://doi.org/10.1109/vlsisoc.2011.6081661","mag":"2042193429"},"language":"en","primary_location":{"id":"doi:10.1109/vlsisoc.2011.6081661","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2011.6081661","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059705629","display_name":"Masahiro Iida","orcid":"https://orcid.org/0000-0002-9654-2319"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Iida","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurokami, 860-8555, JAPAN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurokami, 860-8555, JAPAN","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102114017","display_name":"Kazuki Inoue","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazuki Inoue","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurokami, 860-8555, JAPAN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurokami, 860-8555, JAPAN","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012465812","display_name":"Motoki Amagasaki","orcid":"https://orcid.org/0000-0002-5196-9765"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Motoki Amagasaki","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurokami, 860-8555, JAPAN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurokami, 860-8555, JAPAN","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031401749","display_name":"Toshinori Sueyoshi","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshinori Sueyoshi","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurokami, 860-8555, JAPAN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurokami, 860-8555, JAPAN","institution_ids":["https://openalex.org/I96036126"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.10714286,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"106","last_page":"109"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8736305236816406},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7228922247886658},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.7205077409744263},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6771813631057739},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6716979146003723},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6170793771743774},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5873688459396362},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5407566428184509},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.43355703353881836},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4260900020599365},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3599327802658081},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1875188648700714},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.12920784950256348},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.07789689302444458},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0627029538154602}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8736305236816406},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7228922247886658},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.7205077409744263},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6771813631057739},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6716979146003723},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6170793771743774},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5873688459396362},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5407566428184509},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.43355703353881836},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4260900020599365},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3599327802658081},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1875188648700714},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.12920784950256348},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.07789689302444458},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0627029538154602},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsisoc.2011.6081661","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2011.6081661","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W2035847677","https://openalex.org/W2101356024","https://openalex.org/W2162529266","https://openalex.org/W2169952903","https://openalex.org/W3140239545","https://openalex.org/W4241249008"],"related_works":["https://openalex.org/W1485756991","https://openalex.org/W2998132311","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W1692883217","https://openalex.org/W2406926880","https://openalex.org/W2376218453","https://openalex.org/W2984236338"],"abstract_inverted_index":{"Generally,":[0],"a":[1,57,83,121],"programmable":[2],"LSI":[3],"such":[4],"as":[5],"an":[6,14],"FPGA":[7,47,59,77],"is":[8,24,44,49,74],"difficult":[9],"to":[10,13],"test":[11,27,98,118,123],"compared":[12],"ASIC.":[15],"There":[16],"are":[17],"two":[18],"major":[19],"reasons":[20],"for":[21,100,120],"this.":[22],"One":[23],"that":[25,45,61],"automatic":[26],"pattern":[28],"generator":[29],"(ATPG)":[30],"cannot":[31],"be":[32],"used":[33],"because":[34],"of":[35,38,66,71,82,86,108],"the":[36,39,46,64,67,106],"programmability":[37],"FPGA.":[40],"The":[41,69],"other":[42],"reason":[43],"architecture":[48,60,73,110],"very":[50],"complex.":[51],"In":[52],"this":[53],"paper,":[54],"we":[55],"propose":[56],"new":[58],"will":[62],"simplify":[63],"testing":[65],"device.":[68],"base":[70],"our":[72,101,109,113],"general":[75],"island-style":[76],"architecture,":[78],"but":[79],"it":[80],"consists":[81],"few":[84],"types":[85],"circuit":[87],"blocks":[88],"and":[89,115],"orderly":[90],"wire":[91],"connections.":[92],"This":[93],"paper":[94],"also":[95],"presents":[96],"efficient":[97],"configurations":[99,114],"proposed":[102],"architecture.":[103],"We":[104],"tested":[105],"interconnects":[107],"by":[111],"using":[112],"achieved":[116],"100%":[117],"coverage":[119],"short":[122],"time.":[124]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}