{"id":"https://openalex.org/W2019942829","doi":"https://doi.org/10.1109/vlsisoc.2011.6081660","title":"Worst case analysis for evaluating VLSI circuit performance bounds using an optimization method","display_name":"Worst case analysis for evaluating VLSI circuit performance bounds using an optimization method","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2019942829","doi":"https://doi.org/10.1109/vlsisoc.2011.6081660","mag":"2019942829"},"language":"en","primary_location":{"id":"doi:10.1109/vlsisoc.2011.6081660","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2011.6081660","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080021778","display_name":"Siwat Saibua","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Siwat Saibua","raw_affiliation_strings":["Department of Electrical Engineering, University of Texas, Dallas, Richardson, TX, USA","Department of Electrical Engineering, University of Texas at Dallas, Richardson, 75080, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas, Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas at Dallas, Richardson, 75080, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017101827","display_name":"Liuxi Qian","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Liuxi Qian","raw_affiliation_strings":["Department of Electrical Engineering, University of Texas, Dallas, Richardson, TX, USA","Department of Electrical Engineering, University of Texas at Dallas, Richardson, 75080, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas, Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas at Dallas, Richardson, 75080, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054960059","display_name":"Dian Zhou","orcid":"https://orcid.org/0000-0002-2648-5232"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dian Zhou","raw_affiliation_strings":["Department of Electrical Engineering, University of Texas, Dallas, Richardson, TX, USA","Department of Electrical Engineering, University of Texas at Dallas, Richardson, 75080, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas, Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas at Dallas, Richardson, 75080, USA","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I162577319"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"102","last_page":"105"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10928","display_name":"Probabilistic and Robust Engineering Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1804","display_name":"Statistics, Probability and Uncertainty"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},"topics":[{"id":"https://openalex.org/T10928","display_name":"Probabilistic and Robust Engineering Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1804","display_name":"Statistics, Probability and Uncertainty"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11798","display_name":"Optimal Experimental Design Methods","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8774431347846985},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7069236040115356},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6762717366218567},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.611440896987915},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5709446668624878},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5207205414772034},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.47271081805229187},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.4707282781600952},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.4640820026397705},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.433580219745636},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4335172176361084},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3677874803543091},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35954225063323975},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34356755018234253},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.34024304151535034},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3213289976119995},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23212888836860657},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13421088457107544},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.09193900227546692},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0871867835521698},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.06989985704421997}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8774431347846985},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7069236040115356},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6762717366218567},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.611440896987915},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5709446668624878},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5207205414772034},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.47271081805229187},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.4707282781600952},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.4640820026397705},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.433580219745636},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4335172176361084},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3677874803543091},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35954225063323975},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34356755018234253},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.34024304151535034},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3213289976119995},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23212888836860657},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13421088457107544},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.09193900227546692},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0871867835521698},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.06989985704421997},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsisoc.2011.6081660","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2011.6081660","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4300000071525574,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W72355807","https://openalex.org/W1566916904","https://openalex.org/W1995639759","https://openalex.org/W2004200975","https://openalex.org/W2074016051","https://openalex.org/W2079425628","https://openalex.org/W2114734140","https://openalex.org/W2115435370","https://openalex.org/W2115978272","https://openalex.org/W2139030761","https://openalex.org/W2153797910","https://openalex.org/W2793366120","https://openalex.org/W4233358567","https://openalex.org/W4240067961"],"related_works":["https://openalex.org/W2204879205","https://openalex.org/W1943174035","https://openalex.org/W2096437374","https://openalex.org/W1928481607","https://openalex.org/W3135165657","https://openalex.org/W1485582195","https://openalex.org/W57337972","https://openalex.org/W4249541960","https://openalex.org/W2107551409","https://openalex.org/W2371937260"],"abstract_inverted_index":{"The":[0,53,92],"process":[1,24,48],"variations":[2,25,49],"are":[3,103],"unavoidable":[4],"in":[5,50,116],"today's":[6],"VLSI":[7,21,45],"circuits":[8,22,46],"due":[9],"to":[10,28,39,64],"the":[11,17,30,41,66,72,96,100,108],"continuing":[12],"scaled":[13],"IC":[14],"technologies,":[15],"therefore,":[16],"likely":[18],"behaviors":[19],"of":[20,44,71],"with":[23,47,107],"may":[26],"fail":[27],"meet":[29],"performance":[31,42,97],"specifications.":[32],"This":[33],"paper":[34],"addresses":[35],"an":[36],"efficient":[37],"method":[38,102],"evaluate":[40],"bounds":[43,70,98,109],"time":[51],"domain.":[52],"described":[54],"approach":[55],"proceeds":[56],"by":[57,84],"solving":[58],"a":[59,76,80],"Nonlinear":[60],"Programming":[61],"(NLP)":[62],"problem":[63],"find":[65],"upper":[67],"and":[68,89],"lower":[69],"interested":[73],"outputs,":[74],"either":[75],"node":[77],"voltage":[78],"or":[79],"branch":[81],"current,":[82],"constrained":[83],"linearlized":[85],"equations,":[86],"circuit":[87],"equations":[88],"parameter":[90],"variations.":[91],"preliminary":[93],"result":[94],"shows":[95],"from":[99,111],"proposed":[101],"sufficiently":[104],"tight":[105],"comparing":[106],"obtained":[110],"intensive":[112],"Monte":[113],"Carlo":[114],"samplings":[115],"SPICE.":[117]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}