{"id":"https://openalex.org/W2093033932","doi":"https://doi.org/10.1109/vlsisoc.2011.6081657","title":"Prospects of 3D inductors on through silicon vias processes for 3D ICs","display_name":"Prospects of 3D inductors on through silicon vias processes for 3D ICs","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2093033932","doi":"https://doi.org/10.1109/vlsisoc.2011.6081657","mag":"2093033932"},"language":"en","primary_location":{"id":"doi:10.1109/vlsisoc.2011.6081657","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2011.6081657","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003130251","display_name":"Yiorgos I. Bontzios","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Yiorgos I. Bontzios","raw_affiliation_strings":["Department of Electrical & Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece","[Dept. of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Greece]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Greece]","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060678776","display_name":"Michael G. Dimopoulos","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Michael G. Dimopoulos","raw_affiliation_strings":["Department of Electrical & Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece","[Dept. of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Greece]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Greece]","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009584271","display_name":"Alkis Hatzopoulos","orcid":"https://orcid.org/0000-0002-4030-8355"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Alkis A. Hatzopoulos","raw_affiliation_strings":["Department of Electrical & Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece","[Dept. of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Greece]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Greece]","institution_ids":["https://openalex.org/I21370196"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5003130251"],"corresponding_institution_ids":["https://openalex.org/I21370196"],"apc_list":null,"apc_paid":null,"fwci":2.1197,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.88258999,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"90","last_page":"93"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10460","display_name":"Electronic Packaging and Soldering Technologies","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inductor","display_name":"Inductor","score":0.9096256494522095},{"id":"https://openalex.org/keywords/inductance","display_name":"Inductance","score":0.8063968420028687},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.7071126699447632},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4957679212093353},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.48730456829071045},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.4778563380241394},{"id":"https://openalex.org/keywords/planar","display_name":"Planar","score":0.4737090468406677},{"id":"https://openalex.org/keywords/solid-modeling","display_name":"Solid modeling","score":0.4706771969795227},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.4548940062522888},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4357359707355499},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.36514997482299805},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35722824931144714},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3544747829437256},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3236278295516968},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.30003809928894043},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.18624982237815857},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.16887959837913513},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07572627067565918}],"concepts":[{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.9096256494522095},{"id":"https://openalex.org/C29210110","wikidata":"https://www.wikidata.org/wiki/Q177897","display_name":"Inductance","level":3,"score":0.8063968420028687},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.7071126699447632},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4957679212093353},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.48730456829071045},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.4778563380241394},{"id":"https://openalex.org/C134786449","wikidata":"https://www.wikidata.org/wiki/Q3391255","display_name":"Planar","level":2,"score":0.4737090468406677},{"id":"https://openalex.org/C108882727","wikidata":"https://www.wikidata.org/wiki/Q2991685","display_name":"Solid modeling","level":2,"score":0.4706771969795227},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.4548940062522888},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4357359707355499},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.36514997482299805},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35722824931144714},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3544747829437256},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3236278295516968},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.30003809928894043},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.18624982237815857},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.16887959837913513},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07572627067565918},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsisoc.2011.6081657","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2011.6081657","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W129745824","https://openalex.org/W1584011603","https://openalex.org/W2066509382","https://openalex.org/W2069756028","https://openalex.org/W2109314689","https://openalex.org/W2135800278","https://openalex.org/W2149200618","https://openalex.org/W2160428624","https://openalex.org/W2162484909","https://openalex.org/W2164532932","https://openalex.org/W2166228848","https://openalex.org/W2170809360","https://openalex.org/W6605194123","https://openalex.org/W6685124536"],"related_works":["https://openalex.org/W2016970881","https://openalex.org/W2027159884","https://openalex.org/W1990828594","https://openalex.org/W2333804548","https://openalex.org/W2534942874","https://openalex.org/W3093450488","https://openalex.org/W2016589506","https://openalex.org/W2376702355","https://openalex.org/W4385062230","https://openalex.org/W2084347051"],"abstract_inverted_index":{"Three":[0],"dimensional":[1],"(3D)":[2],"integration":[3],"attempts":[4],"to":[5,13],"keep":[6],"Moore's":[7],"Law":[8],"effectively":[9],"in":[10,31,61],"the":[11,27,32,67],"years":[12],"come.":[14],"Through-silicon-vias":[15],"(TSV)":[16],"processes":[17],"offer":[18,59],"a":[19],"step":[20],"towards":[21],"3D":[22,55],"integration.":[23],"In":[24],"this":[25],"work,":[26],"aspects":[28],"of":[29,48],"inductors":[30],"TSV":[33,38],"technologies":[34],"are":[35,41],"studied.":[36],"Various":[37],"inductor":[39,57],"topologies":[40],"examined":[42],"both":[43],"theoretically":[44],"and":[45,63],"by":[46],"means":[47],"numerical":[49],"simulations.":[50],"As":[51],"results":[52],"show,":[53],"true":[54],"vertical":[56],"designs":[58],"improvements":[60],"inductance":[62],"quality":[64],"factor":[65],"over":[66],"planar":[68],"ones.":[69]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}