{"id":"https://openalex.org/W2001367385","doi":"https://doi.org/10.1109/vlsisoc.2011.6081623","title":"Robust design of sub-threshold flip-flop cells for wireless sensor network","display_name":"Robust design of sub-threshold flip-flop cells for wireless sensor network","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2001367385","doi":"https://doi.org/10.1109/vlsisoc.2011.6081623","mag":"2001367385"},"language":"en","primary_location":{"id":"doi:10.1109/vlsisoc.2011.6081623","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2011.6081623","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100640242","display_name":"Wei Jin","orcid":"https://orcid.org/0000-0001-5108-5233"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Jin","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiao Tong University, Shanghai, China","[School of Microelectronics, Shanghai Jiao Tong University, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"[School of Microelectronics, Shanghai Jiao Tong University, China]","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018737741","display_name":"Sheng Lu","orcid":"https://orcid.org/0000-0003-4637-4588"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Sheng Lu","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiao Tong University, Shanghai, China","[School of Microelectronics, Shanghai Jiao Tong University, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"[School of Microelectronics, Shanghai Jiao Tong University, China]","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089111067","display_name":"Weifeng He","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weifeng He","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiao Tong University, Shanghai, China","[School of Microelectronics, Shanghai Jiao Tong University, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"[School of Microelectronics, Shanghai Jiao Tong University, China]","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103236320","display_name":"Zhigang Mao","orcid":"https://orcid.org/0000-0001-9431-9853"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhigang Mao","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiao Tong University, Shanghai, China","[School of Microelectronics, Shanghai Jiao Tong University, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"[School of Microelectronics, Shanghai Jiao Tong University, China]","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"440","last_page":"443"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.8796674013137817},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6779007911682129},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6319543719291687},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.5935375094413757},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5496712923049927},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.49486488103866577},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.45327863097190857},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42024892568588257},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34286993741989136},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3259042799472809},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2909407317638397},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18379881978034973},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.09371474385261536}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.8796674013137817},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6779007911682129},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6319543719291687},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.5935375094413757},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5496712923049927},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.49486488103866577},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.45327863097190857},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42024892568588257},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34286993741989136},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3259042799472809},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2909407317638397},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18379881978034973},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.09371474385261536},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsisoc.2011.6081623","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2011.6081623","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7599999904632568,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W649475307","https://openalex.org/W1591924644","https://openalex.org/W2012781319","https://openalex.org/W2110198381","https://openalex.org/W2131862714","https://openalex.org/W2143805061","https://openalex.org/W2163601309","https://openalex.org/W6621419976"],"related_works":["https://openalex.org/W2981473605","https://openalex.org/W3024792827","https://openalex.org/W3006885562","https://openalex.org/W2168373109","https://openalex.org/W2611474147","https://openalex.org/W2783525109","https://openalex.org/W2350494013","https://openalex.org/W2095790292","https://openalex.org/W201315969","https://openalex.org/W4298048893"],"abstract_inverted_index":{"As":[0],"a":[1],"major":[2],"sequential":[3],"logic":[4,13],"element,":[5],"D":[6,24,34],"flip-flop":[7,25,43],"is":[8,69,77,88],"an":[9],"indispensible":[10],"cell":[11,14],"in":[12],"library.":[15],"In":[16],"this":[17],"paper,":[18],"we":[19],"proposed":[20,61],"two":[21],"improved":[22],"sub-threshold":[23],"circuits":[26],"(mTGMS":[27],"and":[28,63,71,79,90],"emC":[29,64],"<sup":[30,65],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[31,66],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[32,67],"MOS":[33,68],"flip-flop)":[35],"after":[36],"conducting":[37],"robustness":[38],"analysis":[39],"of":[40,59],"several":[41],"typical":[42],"circuits.":[44],"Using":[45],"SMIC":[46],"0.18um":[47],"CMOS":[48],"technology,":[49],"the":[50,55,73,82],"simulation":[51],"results":[52],"show":[53],"that":[54],"minimum":[56,74,83],"work":[57],"voltage":[58],"our":[60],"mTGMS":[62],"0.19V":[70],"0.18V,":[72],"average":[75],"power":[76],"13.2pW":[78],"14.1pW,":[80],"while":[81],"Power":[84],"Delay":[85],"Product":[86],"(PDP)":[87],"13aJ":[89],"4.35aJ":[91],"respectively.":[92]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}