{"id":"https://openalex.org/W2051205973","doi":"https://doi.org/10.1109/vlsisoc.2010.5642694","title":"Fully adaptive multicore architectures through statically-directed dynamic execution reconfigurations","display_name":"Fully adaptive multicore architectures through statically-directed dynamic execution reconfigurations","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2051205973","doi":"https://doi.org/10.1109/vlsisoc.2010.5642694","mag":"2051205973"},"language":"en","primary_location":{"id":"doi:10.1109/vlsisoc.2010.5642694","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2010.5642694","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016268650","display_name":"Chengmo Yang","orcid":"https://orcid.org/0000-0003-0978-1504"},"institutions":[{"id":"https://openalex.org/I86501945","display_name":"University of Delaware","ror":"https://ror.org/01sbq1a82","country_code":"US","type":"education","lineage":["https://openalex.org/I86501945"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Chengmo Yang","raw_affiliation_strings":["Electrical and Computer Engineering, University of Delaware, Newark, DE, USA","Electrical and Computer Engineering, University of Delaware, 140 Evans Hall, Newark, 19716, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Delaware, Newark, DE, USA","institution_ids":["https://openalex.org/I86501945"]},{"raw_affiliation_string":"Electrical and Computer Engineering, University of Delaware, 140 Evans Hall, Newark, 19716, USA","institution_ids":["https://openalex.org/I86501945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006811625","display_name":"Alex Orailo\u011flu","orcid":"https://orcid.org/0000-0002-6104-3923"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alex Orailoglu","raw_affiliation_strings":["Computer Science and Engineering, University of California, San Diego, La Jolla, CA, USA","Computer Science and Engineering, University of California, San Diego, 9500 Gilman Drive, La Jolla, 92093, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, University of California, San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"Computer Science and Engineering, University of California, San Diego, 9500 Gilman Drive, La Jolla, 92093, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5016268650"],"corresponding_institution_ids":["https://openalex.org/I86501945"],"apc_list":null,"apc_paid":null,"fwci":0.2497,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.56287944,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"396","last_page":"401"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7957960367202759},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7907230854034424},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7447841763496399},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.667510986328125},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5817932486534119},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.478360116481781},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.44666820764541626},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.4337652623653412},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.42623600363731384},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.42267894744873047},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2820459306240082},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.27887335419654846},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15846014022827148},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.08444103598594666}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7957960367202759},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7907230854034424},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7447841763496399},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.667510986328125},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5817932486534119},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.478360116481781},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.44666820764541626},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.4337652623653412},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.42623600363731384},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.42267894744873047},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2820459306240082},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.27887335419654846},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15846014022827148},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.08444103598594666},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsisoc.2010.5642694","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2010.5642694","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W162527601","https://openalex.org/W1983590135","https://openalex.org/W2023753260","https://openalex.org/W2031898619","https://openalex.org/W2096107131","https://openalex.org/W2101051966","https://openalex.org/W2104086123","https://openalex.org/W2125355761","https://openalex.org/W2134666085","https://openalex.org/W2142386205","https://openalex.org/W2144129102","https://openalex.org/W2144948883","https://openalex.org/W2153021756","https://openalex.org/W2163208120","https://openalex.org/W2164357820","https://openalex.org/W4240128166","https://openalex.org/W4250661686","https://openalex.org/W4285719527","https://openalex.org/W6606607223","https://openalex.org/W6681301023","https://openalex.org/W6681706453"],"related_works":["https://openalex.org/W2807819249","https://openalex.org/W3010706721","https://openalex.org/W2059290792","https://openalex.org/W1971053635","https://openalex.org/W4311616277","https://openalex.org/W2128410848","https://openalex.org/W1980996541","https://openalex.org/W2080809038","https://openalex.org/W2102390841","https://openalex.org/W2118368532"],"abstract_inverted_index":{"As":[0],"a":[1,68,113,145],"result":[2],"of":[3,19,29,32,50,56,70,77,103,126,147],"ever":[4],"growing":[5],"integration":[6],"density":[7],"and":[8,119,167],"application":[9],"complexity,":[10],"future":[11,152],"multicore":[12],"architectures":[13],"will":[14],"suffer":[15],"from":[16],"increased":[17],"levels":[18,31],"core":[20,128,143],"availability":[21,34],"variations.":[22,79],"Full":[23],"resource":[24,33,78,148,165],"utilization":[25,55],"in":[26,42,123,151],"the":[27,57,85,92,98,104,124],"face":[28],"various":[30],"necessitates":[35],"techniques":[36],"that":[37],"compactly":[38],"engender":[39],"numerous":[40],"schedules":[41,94],"readiness":[43],"at":[44,64],"compile":[45],"time.":[46],"Such":[47],"schedules,":[48],"each":[49],"which":[51,139,155],"can":[52,60],"make":[53],"maximum":[54],"available":[58],"resources,":[59],"be":[61],"adaptively":[62],"applied":[63],"runtime,":[65],"thus":[66,132],"enabling":[67],"toleration":[69],"up":[71],"to":[72,158],"an":[73],"arbitrarily":[74],"large":[75],"amount":[76],"Core":[80],"binding":[81],"permutations":[82],"furthermore":[83],"minimize":[84],"performance":[86],"impact":[87],"imposed":[88],"by":[89,109],"adaptivity":[90],"on":[91],"pre-reconfiguration":[93],"while":[95],"retaining":[96],"all":[97],"concomitant":[99],"benefits.":[100],"The":[101],"efficacy":[102],"proposed":[105],"technique":[106],"is":[107],"confirmed":[108],"incorporating":[110],"it":[111,122],"into":[112],"conventional,":[114],"widely":[115],"adopted":[116],"scheduling":[117],"heuristic":[118],"experimentally":[120],"verifying":[121],"context":[125],"multiple":[127],"deallocations.":[129],"This":[130],"paper":[131],"offers":[133],"critical":[134],"improvement":[135],"over":[136],"prior":[137],"state-of-the-art,":[138],"targets":[140],"solely":[141],"single":[142],"failures,":[144,162],"subset":[146],"variation":[149],"modes":[150],"nanoscale":[153],"MPSoCs":[154],"are":[156],"projected":[157],"display":[159],"elevated":[160],"device":[161],"heat":[163],"buildup,":[164],"competition":[166],"preemptions.":[168]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}